Searched refs:CLK_BASE__INST5_SEG1 (Results 1 - 13 of 13) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/
H A Dcyan_skillfish_ip_offset.h202 #define CLK_BASE__INST5_SEG1 0 macro
H A Dnavi10_ip_offset.h219 #define CLK_BASE__INST5_SEG1 0 macro
H A Dvega20_ip_offset.h244 #define CLK_BASE__INST5_SEG1 0 macro
H A Dyellow_carp_offset.h323 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Drenoir_ip_offset.h348 #define CLK_BASE__INST5_SEG1 0 macro
H A Dsienna_cichlid_ip_offset.h273 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Dbeige_goby_ip_offset.h279 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Dnavi12_ip_offset.h266 #define CLK_BASE__INST5_SEG1 0x0240BC00 macro
H A Dnavi14_ip_offset.h266 #define CLK_BASE__INST5_SEG1 0x0240BC00 macro
H A Ddimgrey_cavefish_ip_offset.h250 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Daldebaran_ip_offset.h353 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Dvangogh_ip_offset.h374 #define CLK_BASE__INST5_SEG1 0x0242DC00 macro
H A Darct_ip_offset.h336 #define CLK_BASE__INST5_SEG1 0x0001B200 macro

Completed in 385 milliseconds