Searched refs:CLK_BASE__INST4_SEG1 (Results 1 - 14 of 14) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/
H A Dcyan_skillfish_ip_offset.h196 #define CLK_BASE__INST4_SEG1 0 macro
H A Dnavi10_ip_offset.h212 #define CLK_BASE__INST4_SEG1 0 macro
H A Dvega20_ip_offset.h237 #define CLK_BASE__INST4_SEG1 0 macro
H A Dyellow_carp_offset.h316 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Drenoir_ip_offset.h342 #define CLK_BASE__INST4_SEG1 0 macro
H A Dvega10_ip_offset.h1228 #define CLK_BASE__INST4_SEG1 0 macro
H A Dsienna_cichlid_ip_offset.h267 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Dbeige_goby_ip_offset.h272 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Dnavi12_ip_offset.h260 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Dnavi14_ip_offset.h260 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Ddimgrey_cavefish_ip_offset.h243 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Daldebaran_ip_offset.h346 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Dvangogh_ip_offset.h367 #define CLK_BASE__INST4_SEG1 0x0242D800 macro
H A Darct_ip_offset.h329 #define CLK_BASE__INST4_SEG1 0x0001B000 macro

Completed in 324 milliseconds