Searched refs:BIT6 (Results 1 - 25 of 40) sorted by relevance

12

/linux-master/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h37 #define BIT6 0x00000040 macro
H A Dhalbtc8821a2ant.h9 #define BT_INFO_8821A_2ANT_B_A2DP BIT6
H A Dhalbtc8723b1ant.h8 #define BT_INFO_8723B_1ANT_B_A2DP BIT6
H A Dhalbtc8723b2ant.h11 #define BT_INFO_8723B_2ANT_B_A2DP BIT6
H A Dhalbtc8821a1ant.h9 #define BT_INFO_8821A_1ANT_B_A2DP BIT6
H A Dhalbtc8192e2ant.h8 #define BT_INFO_8192E_2ANT_B_A2DP BIT6
/linux-master/drivers/staging/rtl8723bs/include/
H A Dhal_pwr_seq.h57 {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* Enable WL control XTAL setting*/ \
64 {0x0069, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/*For GPIO9 internal pull high setting*/\
75 {0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0},/* Enable BT control XTAL setting*/\
163 {0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0}, /*. 0x29[7:6] = 2b'00 enable BB clock*/\
212 {0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT6, BIT6},/*polling FW init ready */ \
H A Drtl8723b_spec.h208 #define IMR_MGNTDOK_8723B BIT6 /* Management Queue DMA OK */
H A Dosdep_service.h23 #define BIT6 0x00000040 macro
H A Dhal_com_reg.h526 #define HSISR_RON_INT BIT6
553 #define RRSR_12M BIT6
709 #define IMR_MGNTDOK BIT6 /* Management Queue DMA OK Interrupt */
756 #define RCR_CBSSID_DATA BIT6 /* Accept BSSID match packet (Data) */
1284 #define SDIO_HIMR_TXBCNOK_MSK BIT6
1306 #define SDIO_HISR_TXBCNOK BIT6
/linux-master/drivers/scsi/
H A Ddc395x.h70 #define BIT6 0x00000040 macro
138 #define DATAIN BIT6
171 #define EN_ATN_STOP BIT6
/linux-master/drivers/staging/rtl8723bs/hal/
H A DHalBtc8723b2Ant.h9 #define BT_INFO_8723B_2ANT_B_A2DP BIT6
H A DHalBtc8723b1Ant.h9 #define BT_INFO_8723B_1ANT_B_A2DP BIT6
H A DHalHWImg8723B_MAC.c19 ((pDM_Odm->BoardType & BIT6) >> 6) << 3 | /* _APA */
/linux-master/drivers/video/fbdev/via/
H A Dlcd.c376 viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6);
609 viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7);
618 viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7);
631 viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6);
637 viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7);
661 viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7);
670 viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7);
686 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6);
692 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7);
H A Ddvi.c55 viafb_write_reg_mask(SR1E, VIASR, 0xC0, BIT6 + BIT7);
62 BIT5 + BIT6 + BIT7);
421 viafb_write_reg_mask(CR88, VIACR, 0x00, BIT6 + BIT0);
H A Dhw.c1669 viafb_write_reg_mask(SR1B, VIASR, 0x00, BIT7 + BIT6);
1676 viafb_write_reg_mask(SR1B, VIASR, 0xC0, BIT7 + BIT6);
1680 viafb_write_reg_mask(CR6A, VIACR, 0x40, BIT6);
2033 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6);
2035 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6);
2041 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6);
2043 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6);
H A Dshare.h20 #define BIT6 0x40 macro
/linux-master/drivers/net/hamradio/
H A Dz8530.h118 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux-master/drivers/tty/serial/
H A Dzs.h173 #define BIT6 1 /* 6 bit/8bit sync */ macro
H A Dsunzilog.h156 #define BIT6 1 /* 6 bit/8bit sync */ macro
H A Dip22zilog.h154 #define BIT6 1 /* 6 bit/8bit sync */ macro
H A Dpmac_zilog.h237 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux-master/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dpwrseq.h285 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \
420 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0 \
444 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 , BIT6 \
642 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \
/linux-master/include/uapi/linux/
H A Dsynclink.h25 #define BIT6 0x0040 macro

Completed in 240 milliseconds

12