Searched refs:pred (Results 1 - 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-imx/mx6/
H A Dclock.c424 u32 pred, postd; local
435 pred = __raw_readl(&imx_ccm->cscdr2);
436 pred &= MXC_CCM_CSCDR2_LCDIF1_PRE_DIV_MASK;
437 pred = pred >> MXC_CCM_CSCDR2_LCDIF1_PRE_DIV_OFFSET;
443 pred = __raw_readl(&imx_ccm->cscdr2);
444 pred &= MXC_CCM_CSCDR2_LCDIF_PIX_PRE_DIV_MASK;
445 pred = pred >> MXC_CCM_CSCDR2_LCDIF_PIX_PRE_DIV_OFFSET;
453 pred
685 u32 i, j, max_pred = 8, max_postd = 8, pred = 1, postd = 1; local
[all...]
/u-boot/arch/arm/mach-imx/mx5/
H A Dclock.c351 unsigned int clk_sel, freq, reg, pred, podf; local
358 pred = MXC_CCM_CSCDR1_UART_CLK_PRED_RD(reg);
360 freq /= (pred + 1) * (podf + 1);
387 u32 clk_sel = 0, pred = 0, podf = 0, freq = 0; local
394 pred = MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PRED_RD(cscdr1);
399 pred = MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PRED_RD(cscdr1);
416 freq = get_standard_pll_sel_clk(clk_sel) / ((pred + 1) * (podf + 1));
/u-boot/arch/arm/mach-imx/mx7/
H A Dclock.c901 u32 i, j, pred = 1, postd = 1; local
933 pred = i;
944 debug("best %d, pred = %d, postd = %d\n", best, pred, postd);
954 CLK_ROOT_PRE_DIV((pred - 1)) | CLK_ROOT_POST_DIV((postd - 1));

Completed in 44 milliseconds