Searched refs:clock_set_pll5 (Results 1 - 8 of 8) sorted by relevance

/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun8i_a83t.c106 void clock_set_pll5(unsigned int clk) function
H A Dclock_sun6i.c212 void clock_set_pll5(unsigned int clk, bool sigma_delta_enable) function
H A Ddram_sun6i.c36 clock_set_pll5(DRAM_CLK * dram_clk_div, false);
H A Ddram_sun8i_a83t.c404 clock_set_pll5(CONFIG_DRAM_CLK * 1000000 * DRAM_CLK_MUL);
H A Ddram_sun8i_a23.c65 clock_set_pll5(dram_para.clock * 1000000 / 2,
H A Ddram_sunxi_dw.c449 clock_set_pll5(CONFIG_DRAM_CLK * 2 * 1000000, false);
/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dclock_sun8i_a83t.h301 void clock_set_pll5(unsigned int clk);
H A Dclock_sun6i.h537 void clock_set_pll5(unsigned int clk, bool sigma_delta_enable);

Completed in 72 milliseconds