Searched refs:UL (Results 1 - 25 of 189) sorted by relevance

12345678

/u-boot/drivers/video/nexell/soc/
H A Ds5pxx18_soc_disptype.h13 nx_pclkmode_dynamic = 0UL,
14 nx_pclkmode_always = 1UL
18 nx_bclkmode_disable = 0UL,
19 nx_bclkmode_dynamic = 2UL,
20 nx_bclkmode_always = 3UL
/u-boot/include/configs/
H A Dexynos5250-common.h15 #define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
H A Despresso7420.h16 #define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
H A Dsmdk5420.h18 #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
H A Drk3066_common.h14 #define SDRAM_BANK_SIZE (1024UL << 20UL)
H A Drk3036_common.h13 #define SDRAM_BANK_SIZE (512UL << 20UL)
H A Dpeach-pit.h26 #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
H A Dpeach-pi.h26 #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
H A Dodroid_xu3.h17 #define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
H A Dsmdkv310.h25 #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
H A Dsandbox.h13 #define SB_TO_UL(s) SB_CONCAT(s, UL)
/u-boot/arch/arm/mach-nexell/include/mach/
H A Dreset.h13 RSTCON_ASSERT = 0UL,
14 RSTCON_NEGATE = 1UL
/u-boot/arch/mips/include/asm/mach-generic/
H A Dspaces.h16 #define PHYS_OFFSET _AC(0, UL)
21 #define CAC_BASE _AC(0x40000000, UL)
23 #define CAC_BASE _AC(0x80000000, UL)
26 #define IO_BASE _AC(0xa0000000, UL)
29 #define UNCAC_BASE _AC(0xa0000000, UL)
34 #define MAP_BASE _AC(0x60000000, UL)
36 #define MAP_BASE _AC(0xc0000000, UL)
44 #define HIGHMEM_START _AC(0x20000000, UL)
53 #define CAC_BASE _AC(0x9800000000000000, UL)
55 #define CAC_BASE _AC(0xa800000000000000, UL)
[all...]
/u-boot/arch/arm/include/asm/
H A Desr.h72 #define ESR_ELx_EC_MASK (UL(0x3F) << ESR_ELx_EC_SHIFT)
76 #define ESR_ELx_IL (UL(1) << ESR_ELx_IL_SHIFT)
81 #define ESR_ELx_WNR (UL(1) << ESR_ELx_WNR_SHIFT)
85 #define ESR_ELx_IDS (UL(1) << ESR_ELx_IDS_SHIFT)
87 #define ESR_ELx_AET (UL(0x7) << ESR_ELx_AET_SHIFT)
89 #define ESR_ELx_AET_UC (UL(0) << ESR_ELx_AET_SHIFT)
90 #define ESR_ELx_AET_UEU (UL(1) << ESR_ELx_AET_SHIFT)
91 #define ESR_ELx_AET_UEO (UL(2) << ESR_ELx_AET_SHIFT)
92 #define ESR_ELx_AET_UER (UL(3) << ESR_ELx_AET_SHIFT)
93 #define ESR_ELx_AET_CE (UL(
[all...]
/u-boot/include/net/
H A Dwget.h21 #define WGET_TIMEOUT 2000UL
/u-boot/arch/riscv/include/asm/
H A Dcsr.h15 #define SR_SIE _AC(0x00000002, UL) /* Supervisor Interrupt Enable */
16 #define SR_SPIE _AC(0x00000020, UL) /* Previous Supervisor IE */
17 #define SR_SPP _AC(0x00000100, UL) /* Previously Supervisor */
19 #define SR_PUM _AC(0x00040000, UL) /* Protect User Memory Access */
21 #define SR_SUM _AC(0x00040000, UL) /* Supervisor User Memory Access */
24 #define SR_FS _AC(0x00006000, UL) /* Floating-point Status */
25 #define SR_FS_OFF _AC(0x00000000, UL)
26 #define SR_FS_INITIAL _AC(0x00002000, UL)
27 #define SR_FS_CLEAN _AC(0x00004000, UL)
28 #define SR_FS_DIRTY _AC(0x00006000, UL)
[all...]
/u-boot/common/
H A Dstackprot.c11 unsigned long __stack_chk_guard = (unsigned long)(0xfeedf00ddeadbeef & ~0UL);
/u-boot/arch/arm/include/asm/armv8/
H A Dmmu.h38 (UL(0xff) << (MT_NORMAL * 8)))
52 #define PTE_TABLE_PXN (1UL << 59)
53 #define PTE_TABLE_XN (1UL << 60)
54 #define PTE_TABLE_AP (1UL << 61)
55 #define PTE_TABLE_NS (1UL << 63)
67 #define PTE_BLOCK_PXN (UL(1) << 53)
68 #define PTE_BLOCK_UXN (UL(1) << 54)
/u-boot/include/linux/
H A Dconst.h9 * 'UL' and other type specifiers unilaterally. We
25 #define _UL(x) (_AC(x, UL))
31 #define UL(x) (_UL(x)) macro
/u-boot/cmd/
H A Dunlz4.c16 size_t src_len = ~0UL, dst_len = ~0UL;
H A Dlzmadec.c24 SizeT src_len = ~0UL, dst_len = ~0UL;
/u-boot/net/
H A Ddns.h11 #define DNS_TIMEOUT 10000UL
/u-boot/arch/riscv/lib/
H A Dsbi_ipi.c19 mask = 1UL << hart;
/u-boot/include/
H A Dtpm-v2.h456 TPMA_NV_PPWRITE = 1UL << 0,
457 TPMA_NV_OWNERWRITE = 1UL << 1,
458 TPMA_NV_AUTHWRITE = 1UL << 2,
459 TPMA_NV_POLICYWRITE = 1UL << 3,
460 TPMA_NV_COUNTER = 1UL << 4,
461 TPMA_NV_BITS = 1UL << 5,
462 TPMA_NV_EXTEND = 1UL << 6,
463 TPMA_NV_POLICY_DELETE = 1UL << 10,
464 TPMA_NV_WRITELOCKED = 1UL << 11,
465 TPMA_NV_WRITEALL = 1UL << 1
[all...]
H A Dtrace.h74 FUNCF_EXIT = 0UL << 30,
75 FUNCF_ENTRY = 1UL << 30,

Completed in 187 milliseconds

12345678