Searched refs:PLLC_RESET (Results 1 - 2 of 2) sorted by relevance

/u-boot/arch/arm/include/asm/arch-tegra210/
H A Dclock.h19 #define PLLC_RESET 30 macro
/u-boot/arch/arm/mach-tegra/tegra210/
H A Dclock.c1052 (1 << PLLC_RESET));

Completed in 108 milliseconds