Searched refs:HHI_GCLK_MPEG1 (Results 1 - 6 of 6) sorted by relevance

/u-boot/drivers/clk/meson/
H A Dgxbb.c112 MESON_GATE(CLKID_I2S_SPDIF, HHI_GCLK_MPEG1, 2),
113 MESON_GATE(CLKID_ETH, HHI_GCLK_MPEG1, 3),
114 MESON_GATE(CLKID_DEMUX, HHI_GCLK_MPEG1, 4),
115 MESON_GATE(CLKID_AIU_GLUE, HHI_GCLK_MPEG1, 6),
116 MESON_GATE(CLKID_IEC958, HHI_GCLK_MPEG1, 7),
117 MESON_GATE(CLKID_I2S_OUT, HHI_GCLK_MPEG1, 8),
118 MESON_GATE(CLKID_AMCLK, HHI_GCLK_MPEG1, 9),
119 MESON_GATE(CLKID_AIFIFO2, HHI_GCLK_MPEG1, 10),
120 MESON_GATE(CLKID_MIXER, HHI_GCLK_MPEG1, 11),
121 MESON_GATE(CLKID_MIXER_IFACE, HHI_GCLK_MPEG1, 1
[all...]
H A Daxg.c38 MESON_GATE(CLKID_ETH, HHI_GCLK_MPEG1, 3),
39 MESON_GATE(CLKID_UART1, HHI_GCLK_MPEG1, 16),
H A Dg12a.c121 MESON_GATE(CLKID_ETH, HHI_GCLK_MPEG1, 3),
122 MESON_GATE(CLKID_UART1, HHI_GCLK_MPEG1, 16),
123 MESON_GATE(CLKID_PCIE_COMB, HHI_GCLK_MPEG1, 24),
124 MESON_GATE(CLKID_USB, HHI_GCLK_MPEG1, 25),
125 MESON_GATE(CLKID_PCIE_PHY, HHI_GCLK_MPEG1, 27),
/u-boot/arch/arm/include/asm/arch-meson/
H A Dclock-axg.h54 #define HHI_GCLK_MPEG1 0x144 macro
H A Dclock-g12a.h48 #define HHI_GCLK_MPEG1 0x144 macro
H A Dclock-gx.h36 #define HHI_GCLK_MPEG1 0x144 /* 0x51 offset in data sheet */ macro

Completed in 109 milliseconds