Searched refs:FSL_CORENET_DCSR_SZ_1G (Results 1 - 2 of 2) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dcpu_init.c434 setbits_be32(&gur->dcsrcr, FSL_CORENET_DCSR_SZ_1G);
/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h1654 #define FSL_CORENET_DCSR_SZ_1G 0x3 macro

Completed in 111 milliseconds