Searched refs:CONTROL_I (Results 1 - 4 of 4) sorted by relevance

/seL4-test-master/kernel/include/arch/arm/arch/64/mode/machine/
H A Dhardware.h20 #define CONTROL_I 12 /* Instruction access Cacheability control */ macro
/seL4-test-master/kernel/src/arch/arm/64/
H A Dhead.S26 #define CR_L1_ICACHE_SET BIT(CONTROL_I)
30 #define CR_L1_ICACHE_CLEAR BIT(CONTROL_I)
/seL4-test-master/kernel/include/arch/arm/arch/32/mode/machine/
H A Dhardware.h28 #define CONTROL_I 12 /* L1 instruction cache enable */ macro
/seL4-test-master/kernel/src/arch/arm/32/
H A Dhead.S26 #define CR_L1_ICACHE_SET BIT(CONTROL_I)
30 #define CR_L1_ICACHE_CLEAR BIT(CONTROL_I)

Completed in 39 milliseconds