Searched refs:regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4124 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]
H A Ddcn_3_2_1_offset.h4123 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_6_offset.h5430 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_4_offset.h6123 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h4969 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_2_offset.h5210 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX 2 macro
[all...]

Completed in 1621 milliseconds