Lines Matching refs:regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX

4124 #define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2