Searched refs:cond_reg (Results 1 - 6 of 6) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/scsi/
H A Dsun3x_esp.c128 while((dregs->cond_reg & DMA_PEND_READ) && (--count > 0))
132 printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
135 dregs->cond_reg |= DMA_FIFO_STDRAIN;
139 while((dregs->cond_reg & DMA_FIFO_ISDRAIN) && (--count > 0))
143 printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
154 while((dregs->cond_reg & DMA_PEND_READ) && (--count > 0))
158 printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
161 dregs->cond_reg &= ~(DMA_ENABLE);
188 if(dregs->cond_reg & DMA_FIFO_ISDRAIN) {
189 dregs->cond_reg |
[all...]
H A Dcyberstorm.c61 volatile unsigned char cond_reg; /* DMA cond (ro) [0x402] */ member in struct:cyber_dma_registers
62 #define ctrl_reg cond_reg /* DMA control (wo) [0x402] */
217 ESPLOG(("esp%d: dma -- cond_reg<%02x>\n",
219 (esp->dregs))->cond_reg));
286 ((((struct cyber_dma_registers *)(esp->dregs))->cond_reg) &
H A Dfastlane.c61 volatile unsigned char cond_reg; /* DMA status (ro) [0x0000] */ member in struct:fastlane_dma_registers
62 #define ctrl_reg cond_reg /* DMA control (wo) [0x0000] */
258 ESPLOG(("esp%d: dma -- cond_reg<%02x>\n",
260 (esp->dregs))->cond_reg));
334 dma_status = dregs->cond_reg;
H A DcyberstormII.c49 volatile unsigned char cond_reg; /* DMA cond (ro) [0x000] */ member in struct:cyberII_dma_registers
50 #define ctrl_reg cond_reg /* DMA control (wo) [0x000] */
194 ESPLOG(("esp%d: dma -- cond_reg<%02x>\n",
196 (esp->dregs))->cond_reg));
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-m68k/
H A Ddvma.h91 __volatile__ unsigned long cond_reg; /* DMA condition register */ member in struct:sparc_dma_registers
136 /* Fields in the cond_reg register */
198 #define DMA_ERROR_P(regs) ((((regs)->cond_reg) & DMA_HNDL_ERROR))
199 #define DMA_IRQ_P(regs) ((((regs)->cond_reg) & (DMA_HNDL_INTR | DMA_HNDL_ERROR)))
200 #define DMA_WRITE_P(regs) ((((regs)->cond_reg) & DMA_ST_WRITE))
201 #define DMA_OFF(regs) ((((regs)->cond_reg) &= (~DMA_ENABLE)))
202 #define DMA_INTSOFF(regs) ((((regs)->cond_reg) &= (~DMA_INT_ENAB)))
203 #define DMA_INTSON(regs) ((((regs)->cond_reg) |= (DMA_INT_ENAB)))
204 #define DMA_PUNTFIFO(regs) ((((regs)->cond_reg) |= DMA_FIFO_INV))
207 ((((regs)->cond_reg |
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-sparc/
H A Ddma.h102 /* Fields in the cond_reg register */
170 #define DMA_ERROR_P(regs) ((((regs)->cond_reg) & DMA_HNDL_ERROR))
171 #define DMA_IRQ_P(regs) ((((regs)->cond_reg) & (DMA_HNDL_INTR | DMA_HNDL_ERROR)))
172 #define DMA_WRITE_P(regs) ((((regs)->cond_reg) & DMA_ST_WRITE))
173 #define DMA_OFF(regs) ((((regs)->cond_reg) &= (~DMA_ENABLE)))
174 #define DMA_INTSOFF(regs) ((((regs)->cond_reg) &= (~DMA_INT_ENAB)))
175 #define DMA_INTSON(regs) ((((regs)->cond_reg) |= (DMA_INT_ENAB)))
176 #define DMA_PUNTFIFO(regs) ((((regs)->cond_reg) |= DMA_FIFO_INV))
179 ((((regs)->cond_reg |= (DMA_ST_WRITE|DMA_ENABLE|DMA_INT_ENAB))))
181 ((((regs)->cond_reg |
[all...]

Completed in 102 milliseconds