Searched refs:RB_CTRL (Results 1 - 6 of 6) sorted by relevance

/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/drivers/net/sk98lin/
H A Dskgeinit.c807 SK_OUT8(IoC, RB_ADDR(QuIoOffs, RB_CTRL), RB_RST_CLR);
840 SK_OUT8(IoC, RB_ADDR(QuIoOffs, RB_CTRL), RB_ENA_STFWD);
846 SK_OUT8(IoC, RB_ADDR(QuIoOffs, RB_CTRL), RB_ENA_OP_MD);
850 SK_OUT8(IoC, RB_ADDR(QuIoOffs, RB_CTRL), RB_RST_SET);
1126 SK_OUT8(IoC, RB_ADDR(pPrt->PXaQOff, RB_CTRL), RB_RST_SET);
1128 SK_OUT8(IoC, RB_ADDR(pPrt->PXsQOff, RB_CTRL), RB_RST_SET);
1191 SK_OUT8(IoC, RB_ADDR(pPrt->PRxQOff, RB_CTRL), RB_RST_SET);
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/drivers/net/
H A Dsky2.c772 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
795 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
798 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
799 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
968 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1274 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1581 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
1610 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1932 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
H A Dskge.c2386 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
2402 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
2405 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
2552 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
2566 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
2569 skge_write8(hw, RB_ADDR(port == 0 ? Q_XA1 : Q_XA2, RB_CTRL), RB_RST_SET);
2572 skge_write32(hw, RB_ADDR(port ? Q_R2 : Q_R1, RB_CTRL),
H A Dsky2.h592 RB_CTRL = 0x28,/* 32 bit RAM Buffer Control Register */ enumerator in enum:__anon5786
720 /* RB_CTRL 8 bit RAM Buffer Control Register */
H A Dskge.h494 RB_CTRL = 0x28,/* 32 bit RAM Buffer Control Register */ enumerator in enum:__anon5653
768 /* RB_CTRL 8 bit RAM Buffer Control Register */
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/drivers/net/sk98lin/h/
H A Dskgehw.h593 #define RB_CTRL 0x28 /* 8 bit RAM Buffer Control Register */ macro
1294 /* RB_CTRL 8 bit RAM Buffer Control Register */
1720 * Values: RB_START, RB_END ... RB_LEV, RB_CTRL

Completed in 130 milliseconds