Searched refs:GMAC_COREn_CLK_SRC0_NS (Results 1 - 6 of 6) sorted by relevance
/netgear-R7800-V1.0.2.28/package/qca-nss-gmac/src/include/ |
H A D | nss_gmac_clocks.h | 33 #define GMAC_COREn_CLK_SRC0_NS(n) (0x3CAC+(32*n)) macro
|
/netgear-R7800-V1.0.2.28/package/qca-nss-gmac/src/ipq806x/include/ |
H A D | nss_gmac_clocks.h | 33 #define GMAC_COREn_CLK_SRC0_NS(n) (0x3CAC+(32 * (n))) macro
|
/netgear-R7800-V1.0.2.28/package/qca-nss-gmac/src/qca-nss-gmac/ipq806x/include/ |
H A D | nss_gmac_clocks.h | 33 #define GMAC_COREn_CLK_SRC0_NS(n) (0x3CAC+(32 * (n))) macro
|
/netgear-R7800-V1.0.2.28/package/qca-nss-drv/src/nss_hal/ipq806x/ |
H A D | nss_clocks.h | 71 #define GMAC_COREn_CLK_SRC0_NS(n) REG(0x3CAC+32*(n)) macro
|
/netgear-R7800-V1.0.2.28/package/qca-nss-gmac/src/ipq806x/ |
H A D | nss_gmac_init.c | 803 nss_gmac_write_reg(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id), 0); 805 nss_gmac_set_reg_bits(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id), 818 val = nss_gmac_read_reg(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id)); 819 netdev_dbg(gmacdev->netdev, "%s: ctx->clk_ctl_base(0x%x) + GMAC_COREn_CLK_SRC0_NS(%d)(0x%x): 0x%x\n", 821 (uint32_t)GMAC_COREn_CLK_SRC0_NS(id), val);
|
/netgear-R7800-V1.0.2.28/package/qca-nss-gmac/src/qca-nss-gmac/ipq806x/ |
H A D | nss_gmac_init.c | 803 nss_gmac_write_reg(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id), 0); 805 nss_gmac_set_reg_bits(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id), 818 val = nss_gmac_read_reg(ctx->clk_ctl_base, GMAC_COREn_CLK_SRC0_NS(id)); 819 netdev_dbg(gmacdev->netdev, "%s: ctx->clk_ctl_base(0x%x) + GMAC_COREn_CLK_SRC0_NS(%d)(0x%x): 0x%x\n", 821 (uint32_t)GMAC_COREn_CLK_SRC0_NS(id), val);
|
Completed in 73 milliseconds