Searched refs:csrows (Results 1 - 25 of 25) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/edac/
H A Dedac_mc.c72 debugf3("\tmci->nr_csrows = %d, csrows = %p\n",
73 mci->nr_csrows, mci->csrows);
190 mci->csrows = csi;
511 edac_mc_dump_csrow(&mci->csrows[i]);
512 for (j = 0; j < mci->csrows[i].nr_channels; j++)
513 edac_mc_dump_channel(&mci->csrows[i].
633 struct csrow_info *csrows = mci->csrows; local
640 struct csrow_info *csrow = &csrows[i];
686 if (channel >= mci->csrows[ro
[all...]
H A Di5100_edac.c436 csrow, mci->csrows[csrow].channels[0].label, msg);
439 mci->csrows[csrow].ce_count++;
440 mci->csrows[csrow].channels[0].ce_count++;
458 csrow, mci->csrows[csrow].channels[0].label, msg);
461 mci->csrows[csrow].ue_count++;
840 mci->csrows[i].first_page = total_pages;
841 mci->csrows[i].last_page = total_pages + npages - 1;
842 mci->csrows[i].page_mask = 0UL;
844 mci->csrows[i].nr_pages = npages;
845 mci->csrows[
[all...]
H A Damd76x_edac.c149 edac_mc_handle_ue(mci, mci->csrows[row].first_page, 0,
162 edac_mc_handle_ce(mci, mci->csrows[row].first_page, 0,
193 csrow = &mci->csrows[index];
H A Dcell_edac.c36 struct csrow_info *csrow = &mci->csrows[0];
58 struct csrow_info *csrow = &mci->csrows[0];
126 struct csrow_info *csrow = &mci->csrows[0];
H A Dpasemi_edac.c113 edac_mc_handle_ue(mci, mci->csrows[cs].first_page, 0,
119 edac_mc_handle_ce(mci, mci->csrows[cs].first_page, 0,
142 csrow = &mci->csrows[index];
H A Di3000_edac.c239 multi_chan = mci->csrows[0].nr_channels - 1;
381 struct csrow_info *csrow = &mci->csrows[i];
H A Dedac_mc_sysfs.c425 struct csrow_info *ri = &mci->csrows[row];
527 struct csrow_info *csrow = &mci->csrows[csrow_idx];
929 csrow = &mci->csrows[i];
948 kobject_put(&mci->csrows[i].kobj);
974 if (mci->csrows[i].nr_pages > 0) {
976 kobject_put(&mci->csrows[i].kobj);
H A Di82875p_edac.c40 /* four csrows in dual channel, eight in single channel */
229 multi_chan = mci->csrows[0].nr_channels - 1;
361 csrow = &mci->csrows[index];
H A Di82975x_edac.c282 multi_chan = mci->csrows[0].nr_channels - 1;
369 csrow = &mci->csrows[index];
H A Di82860_edac.c155 csrow = &mci->csrows[index];
H A Dr82600_edac.c229 csrow = &mci->csrows[index];
H A Di7core_edac.c471 * i7core_get_active_channels() - gets the number of channels and csrows
474 * @csrows: Number of csrows found
477 * and csrows, in order to allocate memory for csrows/channels, it is needed
479 * it checks the number of csrows/channels present at one socket.
483 * or even mention how csrows are seen by the memory controller. So, we need
484 * to add a fake description for csrows.
488 unsigned *csrows)
495 *csrows
487 i7core_get_active_channels(u8 socket, unsigned *channels, unsigned *csrows) argument
1942 int csrows; local
[all...]
H A Di3200_edac.c370 struct csrow_info *csrow = &mci->csrows[i];
H A Di82443bxgx_edac.c198 csrow = &mci->csrows[index];
H A Dx38_edac.c368 struct csrow_info *csrow = &mci->csrows[i];
H A Dcpc925_edac.c348 csrow = &mci->csrows[index];
459 if (mci->csrows[rank].first_page == 0) {
467 pa = mci->csrows[rank].first_page << PAGE_SHIFT;
H A De7xxx_edac.c73 #define E7XXX_NR_CSROWS 8 /* number of csrows */
366 csrow = &mci->csrows[index];
H A Dedac_core.h400 struct csrow_info *csrows; member in struct:mem_ctl_info
H A Dmpc85xx_edac.c818 csrow = &mci->csrows[row_index];
933 csrow = &mci->csrows[index];
H A Dppc4xx_edac.c879 * the csrows (i.e. banks/ranks) are being initialized.
923 struct csrow_info *csi = &mci->csrows[row];
H A De752x_edac.c74 #define E752X_NR_CSROWS 8 /* number of csrows */
1068 csrow = &mci->csrows[remap_csrow_index(mci, index)];
H A Di5000_edac.c335 #define MAX_CSROWS (8*2) /* max possible csrows per channel */
1227 * i5000_init_csrows Initialize the 'csrows' table within
1254 p_csrow = &mci->csrows[csrow];
1420 /* initialize the MC control structure 'csrows' table
1426 mci->edac_cap = EDAC_FLAG_NONE; /* no csrows found */
H A Di5400_edac.c51 /* max possible csrows per channel */
1122 * i5400_init_csrows Initialize the 'csrows' table within
1149 p_csrow = &mci->csrows[csrow];
1287 /* initialize the MC control structure 'csrows' table
1293 mci->edac_cap = EDAC_FLAG_NONE; /* no csrows found */
H A Dmv64x60_edac.c666 csrow = &mci->csrows[0];
H A Damd64_edac.c1689 for (chan = 0; chan < mci->csrows[csrow].nr_channels; chan++)
2320 csrow = &mci->csrows[i];

Completed in 110 milliseconds