Searched refs:PACKET3_SET_SH_REG (Results 1 - 11 of 11) sorted by relevance
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| H A D | si_enums.h | 270 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | soc15d.h | 271 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | nvd.h | 284 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | vid.h | 350 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | cikd.h | 468 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | amdgpu_gfx_v8_0.c | 1576 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
1582 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
1602 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
1608 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
1628 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
1634 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
|
| H A D | amdgpu_gfx_v9_0.c | 4256 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
4263 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
4284 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
4291 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
4312 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);
4319 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);
|
| H A D | sid.h | 1855 #define PACKET3_SET_SH_REG 0x76 macro
|
| /netbsd-current/sys/external/bsd/drm2/dist/drm/radeon/ |
| H A D | cikd.h | 1934 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | sid.h | 1792 #define PACKET3_SET_SH_REG 0x76 macro
|
| H A D | radeon_si.c | 4585 case PACKET3_SET_SH_REG:
4688 case PACKET3_SET_SH_REG:
|
Completed in 371 milliseconds