Searched refs:NV04_PFIFO_CACHE1_DMA_PUT (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/
H A Dnouveau_nvkm_engine_fifo_nv10.c35 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnouveau_nvkm_engine_fifo_nv17.c38 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnouveau_nvkm_engine_fifo_nv40.c39 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dregsnv04.h111 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro
H A Dnouveau_nvkm_engine_fifo_nv04.c41 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
/netbsd-current/sys/external/bsd/drm2/dist/drm/nouveau/
H A Dnouveau_reg.h547 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro

Completed in 189 milliseconds