Searched refs:FPSR (Results 1 - 20 of 20) sorted by relevance

/netbsd-current/external/gpl3/gdb/dist/sim/aarch64/
H A Dsim-main.h40 uint32_t FPSR; /* Floating point Status register. */ member in struct:_sim_cpu
H A Dcpustate.c586 if (cpu->FPSR != value)
588 "FPSR changes from %x to %x", cpu->FPSR, value);
590 cpu->FPSR = value & FPSR_ALL_FPSRS;
596 return cpu->FPSR;
602 uint32_t old_FPSR = cpu->FPSR;
605 cpu->FPSR &= ~mask;
606 cpu->FPSR |= (value & mask);
608 if (cpu->FPSR != old_FPSR)
610 "FPSR change
[all...]
/netbsd-current/external/gpl3/gdb.old/dist/sim/aarch64/
H A Dsim-main.h40 uint32_t FPSR; /* Floating point Status register. */ member in struct:_sim_cpu
H A Dcpustate.c581 if (cpu->FPSR != value)
583 "FPSR changes from %x to %x", cpu->FPSR, value);
585 cpu->FPSR = value & FPSR_ALL_FPSRS;
591 return cpu->FPSR;
597 uint32_t old_FPSR = cpu->FPSR;
600 cpu->FPSR &= ~mask;
601 cpu->FPSR |= (value & mask);
603 if (cpu->FPSR != old_FPSR)
605 "FPSR change
[all...]
/netbsd-current/sys/external/bsd/gnu-efi/dist/inc/ia64/
H A Defisetjmp_arch.h46 UINT64 FPSR; member in struct:__anon157
/netbsd-current/sys/arch/m68k/fpsp/
H A Dl_fpsp.h132 USER_FPSR equ LV+68 ;saved user FPSR
133 FPSR_CC equ USER_FPSR+0 ; FPSR condition code
134 FPSR_QBYTE equ USER_FPSR+1 ; FPSR quotient
135 FPSR_EXCEPT equ USER_FPSR+2 ; FPSR exception
136 FPSR_AEXCEPT equ USER_FPSR+3 ; FPSR accrued exception
178 * FPSR/FPCR bits
202 * FPSR individual bit masks
224 * FPSR combinations used in the FPSP
H A Dfpsp.h120 USER_FPSR equ LV+68 ;saved user FPSR
121 FPSR_CC equ USER_FPSR+0 ; FPSR condition code
122 FPSR_QBYTE equ USER_FPSR+1 ; FPSR quotient
123 FPSR_EXCEPT equ USER_FPSR+2 ; FPSR exception
124 FPSR_AEXCEPT equ USER_FPSR+3 ; FPSR accrued exception
246 * FPSR/FPCR bits
270 * FPSR individual bit masks
292 * FPSR combinations used in the FPSP
/netbsd-current/external/gpl3/gdb.old/dist/sim/v850/
H A Dsim-main.h166 #define FPSR (FPU_SR[6]) macro
226 ((FPSR >> 24) &0xf)
229 (FPSR &= ~(1 << (bbb+24)))
232 (FPSR |= 1 << (bbb+24))
235 ((FPSR & (1 << (bbb+24))) != 0)
238 (((FPSR & FPSR_RM) == FPSR_RN) ? sim_fpu_round_near \
239 : ((FPSR & FPSR_RM) == 0x00040000) ? sim_fpu_round_up \
240 : ((FPSR & FPSR_RM) == 0x00080000) ? sim_fpu_round_down \
H A Dsimops.c2864 unsigned int fpsr = FPSR & mask;
2912 FPSR &= ~FPSR_XC;
2913 FPSR |= flags;
2934 || !(FPSR & (double_op_p ? FPSR_DEM : FPSR_SEM)))
2938 EIIC = (FPSR & (double_op_p ? FPSR_DEM : FPSR_SEM))
2950 if ((FPSR & FPSR_XEI)
2953 FPSR &= ~FPSR_XC;
2954 FPSR |= FPSR_XCV;
2955 FPSR |= FPSR_XPV;
2969 if (FPSR
[all...]
/netbsd-current/external/gpl3/gdb/dist/sim/v850/
H A Dsim-main.h147 #define FPSR (FPU_SR[6]) macro
207 ((FPSR >> 24) &0xf)
210 (FPSR &= ~(1 << (bbb+24)))
213 (FPSR |= 1 << (bbb+24))
216 ((FPSR & (1 << (bbb+24))) != 0)
219 (((FPSR & FPSR_RM) == FPSR_RN) ? sim_fpu_round_near \
220 : ((FPSR & FPSR_RM) == 0x00040000) ? sim_fpu_round_up \
221 : ((FPSR & FPSR_RM) == 0x00080000) ? sim_fpu_round_down \
H A Dsimops.c2814 unsigned int fpsr = FPSR & mask;
2862 FPSR &= ~FPSR_XC;
2863 FPSR |= flags;
2884 || !(FPSR & (double_op_p ? FPSR_DEM : FPSR_SEM)))
2888 EIIC = (FPSR & (double_op_p ? FPSR_DEM : FPSR_SEM))
2900 if ((FPSR & FPSR_XEI)
2903 FPSR &= ~FPSR_XC;
2904 FPSR |= FPSR_XCV;
2905 FPSR |= FPSR_XPV;
2919 if (FPSR
[all...]
/netbsd-current/sys/arch/m68k/060sp/dist/
H A Dfskeletn.s197 # bit in the FPSR, and does an "rte". The instruction that caused the
198 # bsun will now be re-executed but with the NaN FPSR bit cleared.
H A Dpfpsp.s367 set FPSR_CC, USER_FPSR+0 # FPSR condition codes
368 set FPSR_QBYTE, USER_FPSR+1 # FPSR qoutient byte
369 set FPSR_EXCEPT, USER_FPSR+2 # FPSR exception status byte
370 set FPSR_AEXCEPT, USER_FPSR+3 # FPSR accrued exception byte
444 # FPSR/FPCR bits #
469 # FPSR individual bit masks #
497 # FPSR combinations used in the FPSP #
1262 # I'm not sure at this point what FPSR bits are valid for this instruction.
1516 # I'm not sure at this point what FPSR bits are valid for this instruction.
1818 # I'm not sure at this point what FPSR bit
[all...]
H A Dfpsp.s367 set FPSR_CC, USER_FPSR+0 # FPSR condition codes
368 set FPSR_QBYTE, USER_FPSR+1 # FPSR qoutient byte
369 set FPSR_EXCEPT, USER_FPSR+2 # FPSR exception status byte
370 set FPSR_AEXCEPT, USER_FPSR+3 # FPSR accrued exception byte
444 # FPSR/FPCR bits #
469 # FPSR individual bit masks #
497 # FPSR combinations used in the FPSP #
1262 # I'm not sure at this point what FPSR bits are valid for this instruction.
1516 # I'm not sure at this point what FPSR bits are valid for this instruction.
1818 # I'm not sure at this point what FPSR bit
[all...]
H A Dfplsp.s347 set FPSR_CC, USER_FPSR+0 # FPSR condition codes
348 set FPSR_QBYTE, USER_FPSR+1 # FPSR qoutient byte
349 set FPSR_EXCEPT, USER_FPSR+2 # FPSR exception status byte
350 set FPSR_AEXCEPT, USER_FPSR+3 # FPSR accrued exception byte
424 # FPSR/FPCR bits #
449 # FPSR individual bit masks #
477 # FPSR combinations used in the FPSP #
10169 # set the FPSR bits and return. #
/netbsd-current/external/gpl3/gdb.old/dist/gdb/stubs/
H A Dsparc-stub.c119 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR }; enumerator in enum:regnames
230 ! CPSR and FPSR not impl
662 0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
675 8 * 4, 0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
/netbsd-current/external/gpl3/gdb/dist/gdb/stubs/
H A Dsparc-stub.c119 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR }; enumerator in enum:regnames
230 ! CPSR and FPSR not impl
662 0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
675 8 * 4, 0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
/netbsd-current/external/gpl3/gdb.old/dist/gdbserver/
H A Dlinux-aarch64-low.cc939 - FPSR: Floating-point status register.
947 FPSR = (0x1 << 14) | (0x3 << 11) | (0x4 << 7) | (0x4 << 3) | 0x1, enumerator in enum:aarch64_system_control_registers
2056 | FPSR |
2123 /* Save CPSR (NZCV), FPSR and FPCR:
2135 p += emit_mrs (p, x1, FPSR);
2262 /* Restore CPSR (NZCV), FPSR and FPCR. And free all special purpose
2270 MSR FPSR, x1
2280 p += emit_msr (p, FPSR, x1);
/netbsd-current/external/gpl3/gdb/dist/gdbserver/
H A Dlinux-aarch64-low.cc1078 - FPSR: Floating-point status register.
1086 FPSR = (0x1 << 14) | (0x3 << 11) | (0x4 << 7) | (0x4 << 3) | 0x1, enumerator in enum:aarch64_system_control_registers
2195 | FPSR |
2262 /* Save CPSR (NZCV), FPSR and FPCR:
2274 p += emit_mrs (p, x1, FPSR);
2401 /* Restore CPSR (NZCV), FPSR and FPCR. And free all special purpose
2409 MSR FPSR, x1
2419 p += emit_msr (p, FPSR, x1);
/netbsd-current/sys/arch/luna68k/stand/boot/
H A Dlocore.S435 clrl %sp@- | push dummy FPSR

Completed in 505 milliseconds