Searched refs:CAR_PLLE_BASE_REG (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/arch/arm/nvidia/
H A Dtegra210_car.c473 CLK_PLL("PLL_E", "CLK_M", CAR_PLLE_BASE_REG,
1015 tegra_reg_set_clear(bst, bsh, CAR_PLLE_BASE_REG,
1025 tegra_reg_set_clear(bst, bsh, CAR_PLLE_BASE_REG, CAR_PLLE_BASE_ENABLE, 0);
1166 } else if (tpll->base_reg == CAR_PLLE_BASE_REG) {
H A Dtegra124_carreg.h135 #define CAR_PLLE_BASE_REG 0xe8 macro
H A Dtegra210_carreg.h158 #define CAR_PLLE_BASE_REG 0xe8 macro
H A Dtegra124_car.c444 CLK_PLL("pll_e", "clk_m", CAR_PLLE_BASE_REG,
889 tegra_reg_set_clear(bst, bsh, CAR_PLLE_BASE_REG,

Completed in 117 milliseconds