/macosx-10.9.5/ksh-20/ksh/src/lib/libast/comp/ |
H A D | conf.tab | 11 # call: CS=confstr PC=pathconf SC=sysconf SI=sysinfo QQ=query XX=none 43 ADVISORY_INFO POSIX SC 1 FUW 44 AIO_LISTIO_MAX POSIX SC 1 LMU 2 45 AIO_MAX POSIX SC 1 LMU 1 46 AIO_PRIO_DELTA_MAX POSIX SC 1 LMU 49 ARG_MAX POSIX SC 1 CDLMUX NCARGS 4096 50 ASYNCHRONOUS_IO POSIX SC 1 CDFUW 52 ATEXIT_MAX XOPEN SC 1 LMU 32 55 AVPHYS_PAGES SUN SC 1 0 56 BARRIERS POSIX SC [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/include/llvm/MC/ |
H A D | MCSubtargetInfo.h | 94 const MCSchedClassDesc *SC) const { 95 return &WriteProcResTable[SC->WriteProcResIdx]; 98 const MCSchedClassDesc *SC) const { 99 return getWriteProcResBegin(SC) + SC->NumWriteProcResEntries; 102 const MCWriteLatencyEntry *getWriteLatencyEntry(const MCSchedClassDesc *SC, argument 104 assert(DefIdx < SC->NumWriteLatencyEntries && 107 return &WriteLatencyTable[SC->WriteLatencyIdx + DefIdx]; 110 int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, argument 115 for (const MCReadAdvanceEntry *I = &ReadAdvanceTable[SC [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/include/llvm/Analysis/ |
H A D | ScalarEvolutionExpressions.h | 460 template<typename SC, typename RetVal=void> 465 return ((SC*)this)->visitConstant((const SCEVConstant*)S); 467 return ((SC*)this)->visitTruncateExpr((const SCEVTruncateExpr*)S); 469 return ((SC*)this)->visitZeroExtendExpr((const SCEVZeroExtendExpr*)S); 471 return ((SC*)this)->visitSignExtendExpr((const SCEVSignExtendExpr*)S); 473 return ((SC*)this)->visitAddExpr((const SCEVAddExpr*)S); 475 return ((SC*)this)->visitMulExpr((const SCEVMulExpr*)S); 477 return ((SC*)this)->visitUDivExpr((const SCEVUDivExpr*)S); 479 return ((SC*)this)->visitAddRecExpr((const SCEVAddRecExpr*)S); 481 return ((SC*)thi [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/utils/TableGen/ |
H A D | SetTheory.cpp | 296 const std::vector<Record*> &SC = Set->getSuperClasses(); local 297 for (unsigned i = 0, e = SC.size(); i != e; ++i) { 299 if (!dynamic_cast<const StringInit *>(SC[i]->getNameInit())) 301 if (Expander *Exp = Expanders.lookup(SC[i]->getName())) {
|
H A D | SubtargetEmitter.cpp | 1225 const CodeGenSchedClass &SC = SchedModels.getSchedClass(*VCI); local 1226 OS << " case " << *VCI << ": // " << SC.Name << '\n'; 1229 TI = SC.Transitions.begin(), TE = SC.Transitions.end(); 1245 TI = SC.Transitions.begin(), TE = SC.Transitions.end(); 1267 if (SC.ItinClassDef) 1268 SCIdx = SchedModels.getSchedClassIdxForItin(SC.ItinClassDef); 1270 SCIdx = SchedModels.findSchedClassIdx(SC.Writes, SC [all...] |
H A D | CodeGenSchedule.cpp | 686 CodeGenSchedClass &SC = SchedClasses.back(); 687 SC.Name = createSchedClassName(OperWrites, OperReads); 688 SC.Writes = OperWrites; 689 SC.Reads = OperReads; 690 SC.ProcIndices = ProcIndices; 748 CodeGenSchedClass &SC = SchedClasses.back(); 749 SC.Name = createSchedClassName(InstDefs); 751 SC.ItinClassDef = SchedClasses[OldSCIdx].ItinClassDef; 752 SC.Writes = SchedClasses[OldSCIdx].Writes; 753 SC [all...] |
H A D | CodeGenRegisters.cpp | 914 const BitVector &SC = RegClasses[rci]->getSubClasses(); local 915 for (int s = SC.find_first(); s >= 0; s = SC.find_next(s)) {
|
H A D | AsmMatcherEmitter.cpp | 1194 ClassInfo *SC = AsmOperandClasses[DI->getDef()]; local 1195 if (!SC) 1198 CI->SuperClasses.push_back(SC);
|
/macosx-10.9.5/groff-38/groff/font/devdvi/generate/ |
H A D | Makefile | 35 MI S SC EX SA SB 81 SC: $(srcdir)/textex.map
|
/macosx-10.9.5/Security-55471.14.18/libsecurity_apple_csp/lib/ |
H A D | rijndael-alg-ref.c | 34 #define SC ((BC - 4) >> 1) macro 127 for(j = 0; j < BC; j++) tmp[j] = a[i][(j + shifts[SC][i][d]) % BC];
|
H A D | vRijndael-alg-ref.c | 41 #define SC ((BC - 4) >> 1) macro 279 sh.s[i] = shifts[SC][i][d] % BC; // contains the number of elements to shift each row
|
/macosx-10.9.5/libpcap-42/libpcap/ |
H A D | grammar.y | 293 %token LANE LLC METAC BCC SC ILMIC OAMF4EC OAMF4SC 642 | SC { $$ = A_SC; }
|
H A D | scanner.l | 308 sc return SC;
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/TableGen/ |
H A D | TGParser.cpp | 150 Record *SC = SubClass.Rec; local 152 const std::vector<RecordVal> &Vals = SC->getValues(); 157 const std::vector<Init *> &TArgs = SC->getTemplateArgs(); 181 + ") of subclass '" + SC->getNameInitAsString() + "'!"); 187 const std::vector<Record*> &SCs = SC->getSuperClasses(); 195 if (CurRec->isSubClassOf(SC)) 197 "Already subclass of '" + SC->getName() + "'!\n"); 198 CurRec->addSuperClass(SC);
|
H A D | Record.cpp | 339 const std::vector<Record*> &SC = Rec->getSuperClasses(); local 340 for (unsigned i = 0, e = SC.size(); i != e; ++i) 341 if (RHS->getRecord()->isSubClassOf(SC[i])) 1747 const std::vector<Record*> &SC = R.getSuperClasses(); local 1748 if (!SC.empty()) { 1750 for (unsigned i = 0, e = SC.size(); i != e; ++i) 1751 OS << " " << SC[i]->getNameInitAsString();
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 1171 unsigned LL, SC, AND, NOR, ZERO, BEQ; local 1175 SC = IsN64 ? Mips::SC_P8 : Mips::SC; 1183 SC = IsN64 ? Mips::SCD_P8 : Mips::SCD; 1238 BuildMI(BB, dl, TII->get(SC), Success).addReg(StoreVal).addReg(Ptr).addImm(0); 1260 unsigned SC = IsN64 ? Mips::SC_P8 : Mips::SC; local 1373 BuildMI(BB, dl, TII->get(SC), Success) 1411 unsigned LL, SC, ZERO, BNE, BEQ; local 1415 SC 1495 unsigned SC = IsN64 ? Mips::SC_P8 : Mips::SC; local [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Analysis/ |
H A D | ScalarEvolution.cpp | 270 if (const SCEVConstant *SC = dyn_cast<SCEVConstant>(this)) 271 return SC->getValue()->isZero(); 276 if (const SCEVConstant *SC = dyn_cast<SCEVConstant>(this)) 277 return SC->getValue()->isOne(); 282 if (const SCEVConstant *SC = dyn_cast<SCEVConstant>(this)) 283 return SC->getValue()->isAllOnesValue(); 294 const SCEVConstant *SC = dyn_cast<SCEVConstant>(Mul->getOperand(0)); local 295 if (!SC) return false; 298 return SC->getValue()->getValue().isNegative(); 829 if (const SCEVConstant *SC [all...] |
H A D | ScalarEvolutionExpander.cpp | 827 if (const SCEVConstant *SC = dyn_cast<SCEVConstant>(S->getRHS())) { 828 const APInt &RHS = SC->getValue()->getValue(); 1738 const SCEVConstant *SC = dyn_cast<SCEVConstant>(D->getRHS()); local 1739 if (SC && !SC->getValue()->isZero())
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/Mips/Disassembler/ |
H A D | MipsDisassembler.cpp | 409 if(Inst.getOpcode() == Mips::SC){
|
/macosx-10.9.5/configd-596.15/SystemConfiguration.fproj/ |
H A D | SCD.c | 52 int _sc_log = TRUE; /* 0 if SC messages should be written to stdout/stderr, 53 1 if SC messages should be logged w/asl(3), 54 2 if SC messages should be written to stdout/stderr AND logged */ 494 * 0 if SC messages should be written to stdout/stderr 495 * 1 if SC messages should be logged w/asl(3) 496 * 2 if SC messages should be written to stdout/stderr AND logged 541 * 0 if SC messages should be written to stdout/stderr 542 * 1 if SC messages should be logged w/asl(3) 543 * 2 if SC messages should be written to stdout/stderr AND logged 1041 #pragma mark SC erro [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Transforms/Scalar/ |
H A D | LoopStrengthReduce.cpp | 3145 const SCEVConstant *SC = dyn_cast<SCEVConstant>(*J); local 3146 if (TLI && SC && SE.getTypeSizeInBits(SC->getType()) <= 64 && 3148 SC->getValue()->getZExtValue())) 3150 SC->getValue()->getZExtValue();
|
/macosx-10.9.5/cxxfilt-11/cxxfilt/opcodes/ |
H A D | ppc-opc.c | 263 /* The FL1 field in a POWER SC form instruction. */ 267 /* The FL2 field in a POWER SC form instruction. */ 313 /* The LEV field in an SC form instruction. */ 488 /* The SV field in a POWER SC form instruction. */ 1650 /* An SC form instruction. */ 1651 #define SC(op, sa, lk) (OP (op) | ((((unsigned long)(sa)) & 1) << 1) | ((lk) & 1)) 2830 { "sc", SC(17,1,0), SC_MASK, PPC, { LEV } }, 2831 { "svc", SC(17,0,0), SC_MASK, POWER, { SVC_LEV, FL1, FL2 } }, 2832 { "svcl", SC(17,0,1), SC_MASK, POWER, { SVC_LEV, FL1, FL2 } }, 2833 { "svca", SC(1 1648 #define SC macro [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/VMCore/ |
H A D | Constants.cpp | 1728 if (Constant *SC = ConstantFoldSelectInstruction(C, V1, V2)) 1729 return SC; // Fold common cases
|
/macosx-10.9.5/ncurses-42/ncurses/include/ |
H A D | Caps.osf1r5 | 737 set_clock sclk str SC - - ----- set clock, #1 hrs #2 mins #3 secs
|
H A D | Caps | 602 set_clock sclk str SC - - ----- set clock, #1 hrs #2 mins #3 secs
|