Searched refs:CR0 (Results 1 - 17 of 17) sorted by relevance
| /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCBaseInfo.h | 31 case R0 : case X0 : case F0 : case V0 : case CR0: case CR0LT: return 0;
|
| H A D | PPCMCCodeEmitter.cpp | 172 (MO.getReg() >= PPC::CR0 && MO.getReg() <= PPC::CR7));
184 MO.getReg() < PPC::CR0 || MO.getReg() > PPC::CR7);
|
| /macosx-10.10.1/xnu-2782.1.97/bsd/sys/ |
| H A D | ioctl_compat.h | 150 #define CR0 0x00000000 macro
|
| H A D | termios.h | 184 #define CR0 0x00000000 macro
|
| /macosx-10.10.1/Librpcsvc-24/ |
| H A D | rex.x | 122 const CR0 = 0x00000000;
|
| /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/PowerPC/ |
| H A D | PPCCodeEmitter.cpp | 143 (MO.getReg() >= PPC::CR0 && MO.getReg() <= PPC::CR7));
254 MO.getReg() < PPC::CR0 || MO.getReg() > PPC::CR7);
|
| H A D | PPCInstrInfo.cpp | 516 // If the saved register wasn't CR0, shift the bits left so that they are
517 // in CR0's slot.
518 if (SrcReg != PPC::CR0) {
541 Reg = PPC::CR0;
659 // If the reloaded register isn't CR0, shift the bits right so that they are
661 if (DestReg != PPC::CR0) {
678 Reg = PPC::CR0;
|
| H A D | PPCRegisterInfo.cpp | 397 /// rlwinm rA, rA, SB, 0, 31 ; Shift the bits left so they are in CR0's slot.
425 // If the saved register wasn't CR0, shift the bits left so that they are in
426 // CR0's slot.
427 if (SrcReg != PPC::CR0)
468 // If the reloaded register isn't CR0, shift the bits right so that they are
470 if (DestReg != PPC::CR0) {
|
| H A D | PPCISelLowering.cpp | 4927 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(loopMBB);
5056 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(loopMBB);
5267 BuildMI(BB, dl, TII->get(is64bit ? PPC::CMPD : PPC::CMPW), PPC::CR0)
5270 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(midMBB);
5278 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(loop1MBB);
5411 BuildMI(BB, dl, TII->get(PPC::CMPW), PPC::CR0)
5414 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(midMBB);
5426 .addImm(PPC::PRED_NE).addReg(PPC::CR0).addMBB(loop1MBB);
|
| /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/PowerPC/InstPrinter/ |
| H A D | PPCInstPrinter.cpp | 95 case PPC::CR0: RegNo = 0; break;
199 case PPC::CR0: RegNo = 0; break;
|
| /macosx-10.10.1/adv_cmds-158/stty/ |
| H A D | modes.c | 238 { "cr0", CR0, 0 },
|
| /macosx-10.10.1/Libc-1044.1.2/include/ |
| H A D | asm.h | 196 #define CR0 0 macro
|
| /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 261 ENTRY(CR0) \
|
| /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 287 case X86::CR0: case X86::CR8 : case X86::DR0: return 0;
|
| /macosx-10.10.1/ksh-23/ksh/src/lib/libcmd/ |
| H A D | stty.c | 308 { "cr0", BITS, O_FLAG, IG|SS, CRDLY, CR0 },
|
| /macosx-10.10.1/vim-55/runtime/syntax/ |
| H A D | masm.vim | 182 syn keyword masmRegister CR0 CR2 CR3 CR4
|
| /macosx-10.10.1/tcl-105/tcl84/tcl/unix/ |
| H A D | tclUnixChan.c | 27 #undef CR0 macro
|
Completed in 169 milliseconds