Searched refs:VPLL (Results 1 - 10 of 10) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dxlnx-zynqmp-clk.h16 #define VPLL 4 macro
H A Dnuvoton,ma35d1-clk.h24 #define VPLL 13 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dxlnx-zynqmp-clk.h16 #define VPLL 4 macro
H A Dnuvoton,ma35d1-clk.h24 #define VPLL 13 macro
/linux-master/drivers/clk/nuvoton/
H A Dclk-ma35d1-pll.c238 case VPLL:
270 case VPLL:
H A Dclk-ma35d1.c510 hws[VPLL] = ma35d1_reg_clk_pll(dev, VPLL, pllmode[4], "vpll",
/linux-master/drivers/regulator/
H A Dcpcap-regulator.c369 CPCAP_REG(VPLL, CPCAP_REG_VPLLC, CPCAP_REG_ASSIGN3,
445 CPCAP_REG(VPLL, CPCAP_REG_VPLLC, CPCAP_REG_ASSIGN3,
H A Dmc13892-regulator.c273 MC13892_DEFINE_REGU(VPLL, vpll, REGULATORMODE0, REGULATORSETTING0,
H A Dtps65910-regulator.c56 /* supported VPLL voltages in microvolts */
283 EXT_CONTROL_REG_BITS(VPLL, 0, 6),
/linux-master/drivers/clk/ingenic/
H A Djz4780-cgu.c313 .pll = DEF_PLL(VPLL),

Completed in 364 milliseconds