Searched refs:FMT_CLAMP_CNTL (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_opp.c367 REG_SET_2(FMT_CLAMP_CNTL, 0,
375 REG_SET_2(FMT_CLAMP_CNTL, 0,
380 REG_SET_2(FMT_CLAMP_CNTL, 0,
385 REG_SET_2(FMT_CLAMP_CNTL, 0,
391 REG_SET_2(FMT_CLAMP_CNTL, 0,
427 REG_SET_2(FMT_CLAMP_CNTL, 0,
435 REG_SET_2(FMT_CLAMP_CNTL, 0,
440 REG_SET_2(FMT_CLAMP_CNTL, 0,
445 REG_SET_2(FMT_CLAMP_CNTL, 0,
451 REG_SET_2(FMT_CLAMP_CNTL,
[all...]
H A Ddce_opp.h50 SRI(FMT_CLAMP_CNTL, FMT, id), \
92 SRI(FMT_CLAMP_CNTL, FMT, id)
123 OPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_DATA_EN, mask_sh),\
124 OPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_COLOR_FORMAT, mask_sh),\
229 OPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_DATA_EN, mask_sh),\
230 OPP_SF(FMT_CLAMP_CNTL, FMT_CLAMP_COLOR_FORMAT, mask_sh),\
297 uint32_t FMT_CLAMP_CNTL; member in struct:dce_opp_registers
/linux-master/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_opp.c213 REG_UPDATE_2(FMT_CLAMP_CNTL,
219 REG_UPDATE_2(FMT_CLAMP_CNTL,
224 REG_UPDATE_2(FMT_CLAMP_CNTL,
229 REG_UPDATE_2(FMT_CLAMP_CNTL,
235 REG_UPDATE_2(FMT_CLAMP_CNTL,
H A Ddcn10_opp.h42 SRI(FMT_CLAMP_CNTL, FMT, id), \
59 uint32_t FMT_CLAMP_CNTL; \
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.h539 SRI_ARR(FMT_CLAMP_CNTL, FMT, id), \

Completed in 113 milliseconds