Searched refs:CLK_TOP_MSDC50_0 (Results 1 - 15 of 15) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dmt6765-clk.h95 #define CLK_TOP_MSDC50_0 60 macro
H A Dmt6779-clk.h19 #define CLK_TOP_MSDC50_0 9 macro
H A Dmt8186-clk.h32 #define CLK_TOP_MSDC50_0 13 macro
H A Dmediatek,mt8188-clk.h38 #define CLK_TOP_MSDC50_0 27 macro
H A Dmt8195-clk.h42 #define CLK_TOP_MSDC50_0 30 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6765-clk.h95 #define CLK_TOP_MSDC50_0 60 macro
H A Dmt6779-clk.h19 #define CLK_TOP_MSDC50_0 9 macro
H A Dmt8186-clk.h32 #define CLK_TOP_MSDC50_0 13 macro
H A Dmediatek,mt8188-clk.h38 #define CLK_TOP_MSDC50_0 27 macro
H A Dmt8195-clk.h42 #define CLK_TOP_MSDC50_0 30 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt8186-topckgen.c536 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",
H A Dclk-mt6765.c143 FACTOR(CLK_TOP_MSDC50_0, "msdc50_0_ck", "msdc50_0_sel", 1, 1),
H A Dclk-mt8188-topckgen.c1019 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",
H A Dclk-mt6779.c691 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "msdc50_0_sel",
H A Dclk-mt8195-topckgen.c946 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",

Completed in 368 milliseconds