Searched refs:CLK_TOP_APLL12_DIV8 (Results 1 - 5 of 5) sorted by relevance
| /linux-master/sound/soc/mediatek/mt8192/ |
| H A D | mt8192-afe-clk.h | 215 CLK_TOP_APLL12_DIV8, enumerator in enum:__anon408
|
| H A D | mt8192-afe-clk.c | 58 [CLK_TOP_APLL12_DIV8] = "top_apll12_div8",
536 .div_clk_id = CLK_TOP_APLL12_DIV8,
|
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8192-clk.h | 163 #define CLK_TOP_APLL12_DIV8 151 macro
|
| /linux-master/include/dt-bindings/clock/ |
| H A D | mt8192-clk.h | 163 #define CLK_TOP_APLL12_DIV8 151 macro
|
| /linux-master/drivers/clk/mediatek/ |
| H A D | clk-mt8192.c | 709 DIV_GATE(CLK_TOP_APLL12_DIV8, "apll12_div8", "apll_i2s8_m_sel", 0x320, 9, 0x338, 8, 8),
|
Completed in 106 milliseconds