Searched refs:SELECT_CC (Results 1 - 25 of 39) sorted by relevance

12

/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.h28 SELECT_CC,
H A DBPFISelLowering.cpp103 setOperationAction(ISD::SELECT_CC, VT, Custom);
228 case ISD::SELECT_CC:
562 return DAG.getNode(BPFISD::SELECT_CC, DL, VTs, Ops);
573 case BPFISD::SELECT_CC:
574 return "BPFISD::SELECT_CC";
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.h36 // SELECT_CC - Operand 0 and operand 1 are selection variable, operand 3
38 SELECT_CC, enumerator in enum:llvm::LanaiISD::__anon4175
H A DLanaiISelLowering.cpp90 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
190 case ISD::SELECT_CC:
998 return DAG.getNode(LanaiISD::SELECT_CC, DL, VTs, TrueV, FalseV, TargetCC,
1102 case LanaiISD::SELECT_CC:
1103 return "LanaiISD::SELECT_CC";
1499 case LanaiISD::SELECT_CC:
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h612 SELECT_CC, enumerator in enum:llvm::ISD::NodeType
850 /// BR_CC - Conditional branch. The behavior is like that of SELECT_CC, in
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.h61 SELECT_CC enumerator in enum:llvm::AVRISD::NodeType
H A DAVRISelLowering.cpp103 setOperationAction(ISD::SELECT_CC, MVT::i8, Custom);
104 setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
105 setOperationAction(ISD::SELECT_CC, MVT::i32, Expand);
106 setOperationAction(ISD::SELECT_CC, MVT::i64, Expand);
260 NODE(SELECT_CC);
647 return DAG.getNode(AVRISD::SELECT_CC, dl, VTs, Ops);
664 return DAG.getNode(AVRISD::SELECT_CC, DL, VTs, Ops);
698 case ISD::SELECT_CC:
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.h62 /// SELECT_CC - Operand 0 and operand 1 are selection variable, operand 3
64 SELECT_CC,
H A DMSP430ISelLowering.cpp97 setOperationAction(ISD::SELECT_CC, MVT::i8, Custom);
98 setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
350 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
1214 return DAG.getNode(MSP430ISD::SELECT_CC, dl, VTs, Ops);
1233 return DAG.getNode(MSP430ISD::SELECT_CC, dl, VTs, Ops);
1384 case MSP430ISD::SELECT_CC: return "MSP430ISD::SELECT_CC";
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h31 SELECT_CC,
H A DRISCVISelLowering.cpp105 setOperationAction(ISD::SELECT_CC, XLenVT, Expand);
188 setOperationAction(ISD::SELECT_CC, MVT::f32, Expand);
205 setOperationAction(ISD::SELECT_CC, MVT::f64, Expand);
678 // lowered RISCVISD::SELECT_CC to take advantage of the integer
694 return DAG.getNode(RISCVISD::SELECT_CC, DL, VTs, Ops);
706 return DAG.getNode(RISCVISD::SELECT_CC, DL, VTs, Ops);
2602 case RISCVISD::SELECT_CC:
2603 return "RISCVISD::SELECT_CC";
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp161 setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
162 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
280 setTargetDAGCombine(ISD::SELECT_CC);
489 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
999 return DAG.getNode(ISD::SELECT_CC, DL, VT, LHS, RHS, True, False, CC);
1056 SDValue SelectNode = DAG.getNode(ISD::SELECT_CC, DL, CompareVT,
1064 // this SELECT_CC, so we must lower it.
1078 // Lower this unsupported SELECT_CC into a combination of two supported
1079 // SELECT_CC operations.
1080 SDValue Cond = DAG.getNode(ISD::SELECT_CC, D
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeFloatTypes.cpp129 case ISD::SELECT_CC: R = SoftenFloatRes_SELECT_CC(N); break;
709 return DAG.getNode(ISD::SELECT_CC, SDLoc(N),
810 case ISD::SELECT_CC: Res = SoftenFloatOp_SELECT_CC(N); break;
1137 case ISD::SELECT_CC: SplitRes_SELECT_CC(N, Lo, Hi); break;
1712 case ISD::SELECT_CC: Res = ExpandFloatOp_SELECT_CC(N); break;
1734 /// is shared among BR_CC, SELECT_CC, and SETCC handlers.
2017 case ISD::SELECT_CC: R = PromoteFloatOp_SELECT_CC(N, OpNo); break;
2078 return DAG.getNode(ISD::SELECT_CC, SDLoc(N), N->getValueType(0),
2188 case ISD::SELECT_CC: R = PromoteFloatRes_SELECT_CC(N); break;
2396 // Construct a new SELECT_CC nod
[all...]
H A DLegalizeTypesGeneric.cpp552 Lo = DAG.getNode(ISD::SELECT_CC, dl, LL.getValueType(), N->getOperand(0),
554 Hi = DAG.getNode(ISD::SELECT_CC, dl, LH.getValueType(), N->getOperand(0),
H A DSelectionDAGDumper.cpp283 case ISD::SELECT_CC: return "select_cc";
H A DLegalizeDAG.cpp1029 case ISD::SELECT_CC:
1034 unsigned CCOperand = Node->getOpcode() == ISD::SELECT_CC ? 4 :
1046 if (Node->getOpcode() == ISD::SELECT_CC)
3703 // illegal; expand it into a SELECT_CC.
3715 Tmp1 = DAG.getNode(ISD::SELECT_CC, dl, VT, Tmp1, Tmp2,
3723 case ISD::SELECT_CC: {
3739 "Cannot expand ISD::SELECT_CC when ISD::SELECT also needs to be "
3747 // SELECT_CC is legal, so the condition code must not be.
3775 assert(Legalized && "Can't legalize SELECT_CC with legal condition!");
3783 // condition code, create a new SELECT_CC nod
[all...]
H A DLegalizeIntegerTypes.cpp77 case ISD::SELECT_CC: Res = PromoteIntRes_SELECT_CC(N); break;
992 return DAG.getNode(ISD::SELECT_CC, SDLoc(N),
1369 case ISD::SELECT_CC: Res = PromoteIntOp_SELECT_CC(N, OpNo); break;
1450 /// shared among BR_CC, SELECT_CC, and SETCC handlers.
1909 case ISD::SELECT_CC: SplitRes_SELECT_CC(N, Lo, Hi); break;
3907 case ISD::SELECT_CC: Res = ExpandIntOp_SELECT_CC(N); break;
3944 /// is shared among BR_CC, SELECT_CC, and SETCC handlers.
H A DLegalizeVectorTypes.cpp63 case ISD::SELECT_CC: R = ScalarizeVecRes_SELECT_CC(N); break;
494 return DAG.getNode(ISD::SELECT_CC, SDLoc(N), LHS.getValueType(),
829 case ISD::SELECT_CC: SplitRes_SELECT_CC(N, Lo, Hi); break;
2746 case ISD::SELECT_CC: Res = WidenVecRes_SELECT_CC(N); break;
4107 return DAG.getNode(ISD::SELECT_CC, SDLoc(N),
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp116 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
171 assert(LHS.getValueType() == MVT::i32 && "Only know how to SELECT_CC i32");
755 case ISD::SELECT_CC:
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp411 setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
412 setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
689 setOperationAction(ISD::SELECT_CC, VT, Promote);
690 AddPromotedToType (ISD::SELECT_CC, VT, MVT::v4i32);
740 setOperationAction(ISD::SELECT_CC, MVT::v4i32, Expand);
1300 setTargetDAGCombine(ISD::SELECT_CC);
11170 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG);
13264 N->getOpcode() == ISD::SELECT_CC) {
13306 N->getOperand(0).getOpcode() != ISD::SELECT_CC &&
13313 if ((N->getOpcode() == ISD::SETCC || N->getOpcode() == ISD::SELECT_CC)
[all...]
H A DPPCISelDAGToDAG.cpp3606 /// the inputs. This can also be used for SELECT_CC if either the true or false
3611 Compare.getOpcode() == ISD::SELECT_CC) &&
3622 // The condition code is operand 2 for SETCC and operand 4 for SELECT_CC.
3623 int CCOpNum = Compare.getOpcode() == ISD::SELECT_CC ? 4 : 2;
4251 assert(N->getOpcode() == ISD::SELECT_CC && "Expecting a SELECT_CC here.");
4272 (FalseRes.getOpcode() != ISD::SELECT_CC || CC != ISD::SETEQ)))
4275 bool InnerIsSel = FalseRes.getOpcode() == ISD::SELECT_CC;
4278 SetOrSelCC.getOpcode() != ISD::SELECT_CC)
4281 // Without this setb optimization, the outer SELECT_CC wil
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp160 for (auto Op : {ISD::VSELECT, ISD::SELECT_CC, ISD::SELECT})
217 for (auto Op : {ISD::BR_CC, ISD::SELECT_CC})
1625 return DAG.getNode(ISD::SELECT_CC, DL, MVT::i64, LHS[I], RHS[I],
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1412 // bits (as does the pseudo SELECT_CC expansion). I don't think it
1530 // Sparc has no select or setcc: expand to SELECT_CC.
1550 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
1551 setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
1552 setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
1553 setOperationAction(ISD::SELECT_CC, MVT::f128, Custom);
1570 setOperationAction(ISD::SELECT_CC, MVT::i64, Custom);
3035 case ISD::SELECT_CC: return LowerSELECT_CC(Op, DAG, *this,
3108 default: llvm_unreachable("Unknown SELECT_CC!");
3129 // To "insert" a SELECT_CC instructio
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp130 setOperationAction(ISD::SELECT_CC, MVT::f16, Promote);
249 setOperationAction(ISD::SELECT_CC, MVT::i32, Expand);
253 setOperationAction(ISD::SELECT_CC, MVT::f32, Expand);
258 setOperationAction(ISD::SELECT_CC, MVT::f64, Expand);
296 setOperationAction(ISD::SELECT_CC, MVT::i64, Expand);
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp93 setOperationAction(ISD::SELECT_CC, MVT::i32, Expand);
1529 assert((MI.getOpcode() == XCore::SELECT_CC) &&
1532 // To "insert" a SELECT_CC instruction, we actually have to insert the diamond

Completed in 812 milliseconds

12