Searched refs:MCII (Results 1 - 25 of 79) sorted by relevance

1234

/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.h45 MCInstrInfo const &MCII; member in class:llvm::Hexagon::PacketIterator
52 PacketIterator(MCInstrInfo const &MCII, MCInst const &Inst);
53 PacketIterator(MCInstrInfo const &MCII, MCInst const &Inst, std::nullptr_t);
81 void addConstExtender(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB,
86 bundleInstructions(MCInstrInfo const &MCII, MCInst const &MCI);
93 bool canonicalizePacket(MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
101 MCInst deriveExtender(MCInstrInfo const &MCII, MCInst const &Inst,
109 void extendIfNeeded(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB,
113 unsigned getMemAccessSize(MCInstrInfo const &MCII, MCInst const &MCI);
116 unsigned getAddrMode(MCInstrInfo const &MCII, MCIns
[all...]
H A DHexagonMCInstrInfo.cpp39 Hexagon::PacketIterator::PacketIterator(MCInstrInfo const &MCII, argument
41 : MCII(MCII), BundleCurrent(Inst.begin() +
45 Hexagon::PacketIterator::PacketIterator(MCInstrInfo const &MCII, argument
47 : MCII(MCII), BundleCurrent(Inst.end()), BundleEnd(Inst.end()),
63 if (HexagonMCInstrInfo::isDuplex(MCII, Inst)) {
88 MCInstrInfo const &MCII, MCInst &MCB,
92 MCI.getOperand(HexagonMCInstrInfo::getExtendableOp(MCII, MCI));
96 new (Context) MCInst(HexagonMCInstrInfo::deriveExtender(MCII, MC
87 addConstExtender(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB, MCInst const &MCI) argument
103 bundleInstructions(MCInstrInfo const &MCII, MCInst const &MCI) argument
124 canonicalizePacketImpl(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCContext &Context, MCInst &MCB, HexagonMCChecker *Check) argument
164 canonicalizePacket(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCContext &Context, MCInst &MCB, HexagonMCChecker *Check, bool AttemptCompatibility) argument
184 deriveExtender(MCInstrInfo const &MCII, MCInst const &Inst, MCOperand const &MO) argument
227 extendIfNeeded(MCContext &Context, MCInstrInfo const &MCII, MCInst &MCB, MCInst const &MCI) argument
234 getMemAccessSize(MCInstrInfo const &MCII, MCInst const &MCI) argument
241 getAddrMode(MCInstrInfo const &MCII, MCInst const &MCI) argument
248 getDesc(MCInstrInfo const &MCII, MCInst const &MCI) argument
309 getExtendableOp(MCInstrInfo const &MCII, MCInst const &MCI) argument
316 getExtendableOperand(MCInstrInfo const &MCII, MCInst const &MCI) argument
327 getExtentAlignment(MCInstrInfo const &MCII, MCInst const &MCI) argument
333 getExtentBits(MCInstrInfo const &MCII, MCInst const &MCI) argument
339 isExtentSigned(MCInstrInfo const &MCII, MCInst const &MCI) argument
346 getMaxValue(MCInstrInfo const &MCII, MCInst const &MCI) argument
357 getMinValue(MCInstrInfo const &MCII, MCInst const &MCI) argument
367 getName(MCInstrInfo const &MCII, MCInst const &MCI) argument
372 getNewValueOp(MCInstrInfo const &MCII, MCInst const &MCI) argument
378 getNewValueOperand(MCInstrInfo const &MCII, MCInst const &MCI) argument
397 getNewValueOp2(MCInstrInfo const &MCII, MCInst const &MCI) argument
404 getNewValueOperand2(MCInstrInfo const &MCII, MCInst const &MCI) argument
416 getType(MCInstrInfo const &MCII, MCInst const &MCI) argument
423 getCVIResources(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst const &MCI) argument
443 getUnits(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst const &MCI) argument
454 getOtherReservedSlots(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst const &MCI) argument
477 hasDuplex(MCInstrInfo const &MCII, MCInst const &MCI) argument
506 hasNewValue(MCInstrInfo const &MCII, MCInst const &MCI) argument
513 hasNewValue2(MCInstrInfo const &MCII, MCInst const &MCI) argument
538 isConstExtended(MCInstrInfo const &MCII, MCInst const &MCI) argument
572 isCanon(MCInstrInfo const &MCII, MCInst const &MCI) argument
577 isCofMax1(MCInstrInfo const &MCII, MCInst const &MCI) argument
582 isCofRelax1(MCInstrInfo const &MCII, MCInst const &MCI) argument
588 isCofRelax2(MCInstrInfo const &MCII, MCInst const &MCI) argument
594 isCompound(MCInstrInfo const &MCII, MCInst const &MCI) argument
599 isCVINew(MCInstrInfo const &MCII, MCInst const &MCI) argument
609 isDuplex(MCInstrInfo const &MCII, MCInst const &MCI) argument
613 isExtendable(MCInstrInfo const &MCII, MCInst const &MCI) argument
619 isExtended(MCInstrInfo const &MCII, MCInst const &MCI) argument
625 isFloat(MCInstrInfo const &MCII, MCInst const &MCI) argument
630 isHVX(MCInstrInfo const &MCII, MCInst const &MCI) argument
655 isNewValue(MCInstrInfo const &MCII, MCInst const &MCI) argument
661 isNewValueStore(MCInstrInfo const &MCII, MCInst const &MCI) argument
668 isOpExtendable(MCInstrInfo const &MCII, MCInst const &MCI, unsigned short O) argument
718 isPredicated(MCInstrInfo const &MCII, MCInst const &MCI) argument
724 isPrefix(MCInstrInfo const &MCII, MCInst const &MCI) argument
728 isPredicateLate(MCInstrInfo const &MCII, MCInst const &MCI) argument
735 isPredicatedNew(MCInstrInfo const &MCII, MCInst const &MCI) argument
741 isPredicatedTrue(MCInstrInfo const &MCII, MCInst const &MCI) argument
753 isPredRegister(MCInstrInfo const &MCII, MCInst const &Inst, unsigned I) argument
762 isSoloAX(MCInstrInfo const &MCII, MCInst const &MCI) argument
768 isRestrictSlot1AOK(MCInstrInfo const &MCII, MCInst const &MCI) argument
775 isRestrictNoSlot1Store(MCInstrInfo const &MCII, MCInst const &MCI) argument
783 isSolo(MCInstrInfo const &MCII, MCInst const &MCI) argument
854 isVector(MCInstrInfo const &MCII, MCInst const &MCI) argument
926 predicateInfo(MCInstrInfo const &MCII, MCInst const &MCI) argument
936 prefersSlot3(MCInstrInfo const &MCII, MCInst const &MCI) argument
943 hasTmpDst(MCInstrInfo const &MCII, MCInst const &MCI) argument
959 slotsConsumed(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst const &MCI) argument
[all...]
H A DHexagonMCShuffler.h31 HexagonMCShuffler(MCContext &Context, bool Fatal, MCInstrInfo const &MCII, argument
33 : HexagonShuffler(Context, Fatal, MCII, STI) {
37 HexagonMCShuffler(MCContext &Context, bool Fatal, MCInstrInfo const &MCII, argument
40 : HexagonShuffler(Context, Fatal, MCII, STI) {
56 bool HexagonMCShuffle(MCContext &Context, bool Fatal, MCInstrInfo const &MCII,
58 bool HexagonMCShuffle(MCContext &Context, MCInstrInfo const &MCII,
61 bool HexagonMCShuffle(MCContext &Context, MCInstrInfo const &MCII,
H A DHexagonMCShuffler.cpp39 LLVM_DEBUG(dbgs() << "Shuffling: " << MCII.getName(MI.getOpcode())
41 assert(!HexagonMCInstrInfo::getDesc(MCII, MI).isPseudo());
44 append(MI, Extender, HexagonMCInstrInfo::getUnits(MCII, STI, MI));
59 append(AddMI, nullptr, HexagonMCInstrInfo::getUnits(MCII, STI, AddMI));
63 assert(!HexagonMCInstrInfo::getDesc(MCII, *I.getInst()).isPseudo());
66 append(MI, Extender, HexagonMCInstrInfo::getUnits(MCII, STI, MI));
72 append(AddMI, nullptr, HexagonMCInstrInfo::getUnits(MCII, STI, AddMI));
105 MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
107 HexagonMCShuffler MCS(Context, Fatal, MCII, STI, MCB);
132 llvm::HexagonMCShuffle(MCContext &Context, MCInstrInfo const &MCII, argument
104 HexagonMCShuffle(MCContext &Context, bool Fatal, MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst &MCB) argument
182 HexagonMCShuffle(MCContext &Context, MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst &MCB, MCInst const &AddMI, int fixupCount) argument
[all...]
H A DHexagonMCChecker.cpp56 if (HexagonMCInstrInfo::isDuplex(MCII, Inst)) {
68 if (HexagonMCInstrInfo::isPredicated(MCII, MCI) && isPredicateRegister(R)) {
71 isTrue = HexagonMCInstrInfo::isPredicatedTrue(MCII, MCI);
74 if (HexagonMCInstrInfo::isPredicatedNew(MCII, MCI))
90 const MCInstrDesc &MCID = HexagonMCInstrInfo::getDesc(MCII, MCI);
123 HexagonMCInstrInfo::isPredicateLate(MCII, MCI))
165 else if (HexagonMCInstrInfo::isPredicateLate(MCII, MCI) &&
169 else if (i == 0 && HexagonMCInstrInfo::getType(MCII, MCI) ==
177 else if (i <= 1 && HexagonMCInstrInfo::hasNewValue2(MCII, MCI))
187 if (HexagonMCInstrInfo::isPredicatedNew(MCII, MC
197 HexagonMCChecker(MCContext &Context, MCInstrInfo const &MCII, MCSubtargetInfo const &STI, MCInst &mcb, MCRegisterInfo const &ri, bool ReportErrors) argument
270 isNeitherAnorX(MCInstrInfo const &MCII, MCInst const &ID) argument
[all...]
H A DHexagonShuffler.cpp108 HexagonCVIResource::HexagonCVIResource(MCInstrInfo const &MCII, argument
114 const unsigned ItinUnits = HexagonMCInstrInfo::getCVIResources(MCII, STI, *id);
130 setLoad(HexagonMCInstrInfo::getDesc(MCII, *id).mayLoad());
131 setStore(HexagonMCInstrInfo::getDesc(MCII, *id).mayStore());
168 MCInstrInfo const &MCII,
170 : Context(Context), MCII(MCII), STI(STI), ReportErrors(ReportErrors) {
182 HexagonInstr PI(MCII, STI, &ID, Extender, S);
198 const unsigned Type = HexagonMCInstrInfo::getType(MCII, Inst);
230 if (HexagonMCInstrInfo::getDesc(MCII, Ins
167 HexagonShuffler(MCContext &Context, bool ReportErrors, MCInstrInfo const &MCII, MCSubtargetInfo const &STI) argument
[all...]
H A DHexagonMCCodeEmitter.h36 MCInstrInfo const &MCII; member in class:llvm::HexagonMCCodeEmitter
50 : MCT(MCT), MCII(MII) {}
78 Hexagon::Fixups getFixupNoBits(MCInstrInfo const &MCII, const MCInst &MI,
H A DHexagonMCCodeEmitter.cpp342 bool Duplex = HexagonMCInstrInfo::isDuplex(MCII, MCI);
408 assert(!HexagonMCInstrInfo::getDesc(MCII, MI).isPseudo() &&
411 << HexagonMCInstrInfo::getName(MCII, MI) << "'\n");
420 << HexagonMCInstrInfo::getName(MCII, MI) << "'\n");
463 MCInstrInfo const &MCII, const MCInst &MI, const MCOperand &MO,
465 const MCInstrDesc &MCID = HexagonMCInstrInfo::getDesc(MCII, MI);
466 unsigned InsnType = HexagonMCInstrInfo::getType(MCII, MI);
477 const MCInstrDesc &NextD = HexagonMCInstrInfo::getDesc(MCII, NextI);
479 HexagonMCInstrInfo::getType(MCII, NextI) == HexagonII::TypeCR)
585 bool InstExtendable = HexagonMCInstrInfo::isExtendable(MCII, M
462 getFixupNoBits( MCInstrInfo const &MCII, const MCInst &MI, const MCOperand &MO, const MCSymbolRefExpr::VariantKind VarKind) const argument
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86InstComments.h23 const MCInstrInfo &MCII);
/freebsd-13-stable/contrib/llvm-project/llvm/tools/llvm-mca/
H A DCodeRegionGenerator.h52 const MCInstrInfo &MCII; member in class:llvm::mca::final
59 : CodeRegionGenerator(SM), TheTarget(T), Ctx(C), MAI(A), STI(S), MCII(I),
/freebsd-13-stable/contrib/llvm-project/llvm/tools/llvm-mca/Views/
H A DInstructionInfoView.h54 const llvm::MCInstrInfo &MCII; member in class:llvm::mca::InstructionInfoView
65 : STI(ST), MCII(II), CE(C), PrintEncodings(ShouldPrintEncodings),
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/BPF/MCTargetDesc/
H A DBPFMCTargetDesc.h32 MCCodeEmitter *createBPFMCCodeEmitter(const MCInstrInfo &MCII,
35 MCCodeEmitter *createBPFbeMCCodeEmitter(const MCInstrInfo &MCII,
H A DBPFMCCodeEmitter.cpp33 const MCInstrInfo &MCII; member in class:__anon4090::BPFMCCodeEmitter
40 : MCII(mcii), MRI(mri), IsLittleEndian(IsLittleEndian) {}
74 MCCodeEmitter *llvm::createBPFMCCodeEmitter(const MCInstrInfo &MCII, argument
77 return new BPFMCCodeEmitter(MCII, MRI, true);
80 MCCodeEmitter *llvm::createBPFbeMCCodeEmitter(const MCInstrInfo &MCII, argument
83 return new BPFMCCodeEmitter(MCII, MRI, false);
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsMCTargetDesc.h33 MCCodeEmitter *createMipsMCCodeEmitterEB(const MCInstrInfo &MCII,
36 MCCodeEmitter *createMipsMCCodeEmitterEL(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AVR/MCTargetDesc/
H A DAVRMCCodeEmitter.h39 AVRMCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx) argument
40 : MCII(MCII), Ctx(Ctx) {}
108 const MCInstrInfo &MCII; member in class:llvm::AVRMCCodeEmitter
H A DAVRMCELFStreamer.h26 std::unique_ptr<MCInstrInfo> MCII; member in class:llvm::AVRMCELFStreamer
34 MCII(createAVRMCInstrInfo()) {}
42 MCII(createAVRMCInstrInfo()) {}
H A DAVRMCTargetDesc.h35 MCCodeEmitter *createAVRMCCodeEmitter(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Lanai/MCTargetDesc/
H A DLanaiMCTargetDesc.h29 MCCodeEmitter *createLanaiMCCodeEmitter(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVMCTargetDesc.h31 MCCodeEmitter *createRISCVMCCodeEmitter(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/
H A DSparcMCTargetDesc.h31 MCCodeEmitter *createSparcMCCodeEmitter(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/MCA/
H A DInstrBuilder.h40 const MCInstrInfo &MCII; member in class:llvm::mca::InstrBuilder
62 InstrBuilder(const MCSubtargetInfo &STI, const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUMCCodeEmitter.h32 const MCInstrInfo &MCII; member in class:llvm::AMDGPUMCCodeEmitter
34 AMDGPUMCCodeEmitter(const MCInstrInfo &mcii) : MCII(mcii) {}
H A DAMDGPUMCTargetDesc.h40 MCCodeEmitter *createR600MCCodeEmitter(const MCInstrInfo &MCII,
45 MCCodeEmitter *createSIMCCodeEmitter(const MCInstrInfo &MCII,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/MSP430/MCTargetDesc/
H A DMSP430MCCodeEmitter.cpp37 MCInstrInfo const &MCII; member in class:llvm::MSP430MCCodeEmitter
74 MSP430MCCodeEmitter(MCContext &ctx, MCInstrInfo const &MCII) argument
75 : Ctx(ctx), MCII(MCII) {}
85 const MCInstrDesc &Desc = MCII.get(MI.getOpcode());
202 MCCodeEmitter *createMSP430MCCodeEmitter(const MCInstrInfo &MCII, argument
205 return new MSP430MCCodeEmitter(Ctx, MCII);
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/MCTargetDesc/
H A DWebAssemblyMCCodeEmitter.cpp39 const MCInstrInfo &MCII; member in class:__anon4357::final
51 WebAssemblyMCCodeEmitter(const MCInstrInfo &MCII) : MCII(MCII) {} argument
55 MCCodeEmitter *llvm::createWebAssemblyMCCodeEmitter(const MCInstrInfo &MCII) { argument
56 return new WebAssemblyMCCodeEmitter(MCII);
83 const MCInstrDesc &Desc = MCII.get(MI.getOpcode());

Completed in 152 milliseconds

1234