Searched refs:ed_asic_outb (Results 1 - 7 of 7) sorted by relevance

/freebsd-12-stable/sys/dev/ed/
H A Dif_ed_3c503.c165 ed_asic_outb(sc, ED_3COM_CR, ED_3COM_CR_RST | ED_3COM_CR_XSEL);
177 ed_asic_outb(sc, ED_3COM_CR, ED_3COM_CR_XSEL);
203 ed_asic_outb(sc, ED_3COM_CR, ED_3COM_CR_EALO | ED_3COM_CR_XSEL);
213 ed_asic_outb(sc, ED_3COM_CR, ED_3COM_CR_XSEL);
304 ed_asic_outb(sc, ED_3COM_PSTR, sc->rec_page_start);
305 ed_asic_outb(sc, ED_3COM_PSPR, sc->rec_page_stop);
317 ed_asic_outb(sc, ED_3COM_IDCFR, ED_3COM_IDCFR_IRQ2);
320 ed_asic_outb(sc, ED_3COM_IDCFR, ED_3COM_IDCFR_IRQ3);
323 ed_asic_outb(sc, ED_3COM_IDCFR, ED_3COM_IDCFR_IRQ4);
326 ed_asic_outb(s
[all...]
H A Dif_ed_wd80x3.c108 ed_asic_outb(sc, ED_WD_MSR, ED_WD_MSR_POW);
135 ed_asic_outb(sc, ED_WD_MSR, ED_WD_MSR_RST | ED_WD_MSR_POW);
137 ed_asic_outb(sc, ED_WD_MSR, ED_WD_MSR_RST);
140 ed_asic_outb(sc, ED_WD_MSR, ed_asic_inb(sc, ED_WD_MSR) & ~ED_WD_MSR_RST);
205 ed_asic_outb(sc, ED_WD790_HWR,
226 ed_asic_outb(sc, ED_WD790_HWR,
314 ed_asic_outb(sc, ED_WD_IRR,
318 ed_asic_outb(sc, ED_WD790_HWR,
323 ed_asic_outb(sc, ED_WD790_HWR,
339 ed_asic_outb(s
[all...]
H A Dif_ed_sic.c99 ed_asic_outb(sc, 0, 0x00);
107 ed_asic_outb(sc, 0, 0x81);
131 ed_asic_outb(sc, 0, 0x80);
H A Dif_ed_pccard.c731 ed_asic_outb(sc, ED_DL100XX_MIIBUS, ED_DL10022_MII_RESET2);
733 ed_asic_outb(sc, ED_DL100XX_MIIBUS,
736 ed_asic_outb(sc, ED_DL100XX_MIIBUS, ED_DL10022_MII_RESET2);
738 ed_asic_outb(sc, ED_DL100XX_MIIBUS,
741 ed_asic_outb(sc, ED_DL100XX_MIIBUS, 0);
751 ed_asic_outb(sc, ED_DL100XX_MIIBUS, val);
781 ed_asic_outb(sc, ED_NOVELL_RESET, ed_asic_inb(sc, ED_NOVELL_RESET));
969 ed_asic_outb(sc, ED_AX88X90_MIIBUS, val);
1088 ed_asic_outb(sc, ED_AX88X90_GPIO,
1091 ed_asic_outb(s
[all...]
H A Dif_ed_novell.c81 ed_asic_outb(sc, ED_NOVELL_RESET, 0);
91 ed_asic_outb(sc, ED_NOVELL_RESET, tmp);
H A Dif_ed.c143 ed_asic_outb(sc, ED_WD_MSR, 0x00);
144 ed_asic_outb(sc, ED_WD_LAAR,
153 ed_asic_outb(sc, ED_WD_LAAR,
156 ed_asic_outb(sc, ED_WD_MSR, ED_WD_MSR_MENB);
1767 ed_asic_outb(sc, ED_3COM_GACFR, ED_3COM_GACFR_RSEL);
1777 ed_asic_outb(sc, ED_WD_LAAR,
1780 ed_asic_outb(sc, ED_WD_MSR, ED_WD_MSR_MENB);
1811 ed_asic_outb(sc, ED_3COM_GACFR,
1818 ed_asic_outb(sc, ED_WD_MSR, 0x00);
1819 ed_asic_outb(s
[all...]
H A Dif_edvar.h166 #define ed_asic_outb(sc, port, value) \ macro

Completed in 65 milliseconds