/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineLoadStoreAlloca.cpp | 182 static Instruction *simplifyAllocaArraySize(InstCombiner &IC, AllocaInst &AI) { argument 190 Value *V = IC.Builder.getInt32(1); 199 AllocaInst *New = IC.Builder.CreateAlloca(NewTy, nullptr, AI.getName()); 212 Type *IdxTy = IC.getDataLayout().getIntPtrType(AI.getType()); 217 IC.InsertNewInstBefore(GEP, *It); 221 return IC.replaceInstUsesWith(AI, GEP); 226 return IC.replaceInstUsesWith(AI, Constant::getNullValue(AI.getType())); 230 Type *IntPtrTy = IC.getDataLayout().getIntPtrType(AI.getType()); 232 Value *V = IC.Builder.CreateIntCast(AI.getArraySize(), IntPtrTy, false); 253 PointerReplacer(InstCombiner &IC) argument 263 InstCombiner ⁣ member in class:__anon5579::PointerReplacer 482 combineStoreToNewValue(InstCombiner &IC, StoreInst &SI, Value *V) argument 574 combineLoadToOperationType(InstCombiner &IC, LoadInst &LI) argument 644 unpackLoadToAggregate(InstCombiner &IC, LoadInst &LI) argument 847 canReplaceGEPIdxWithZero(InstCombiner &IC, GetElementPtrInst *GEPI, Instruction *MemI, unsigned &Idx) argument 917 replaceGEPIdxWithZero(InstCombiner &IC, Value *Ptr, T &MemI) argument 1086 likeBitCastFromVector(InstCombiner &IC, Value *V) argument 1147 combineStoreToValueType(InstCombiner &IC, StoreInst &SI) argument 1179 unpackStoreToAggregate(InstCombiner &IC, StoreInst &SI) argument 1323 removeBitcastsFromLoadStoreOnMinMax(InstCombiner &IC, StoreInst &SI) argument [all...] |
H A D | InstCombineCasts.cpp | 342 static bool canEvaluateTruncated(Value *V, Type *Ty, InstCombiner &IC, argument 359 return canEvaluateTruncated(I->getOperand(0), Ty, IC, CxtI) && 360 canEvaluateTruncated(I->getOperand(1), Ty, IC, CxtI); 369 if (IC.MaskedValueIsZero(I->getOperand(0), Mask, 0, CxtI) && 370 IC.MaskedValueIsZero(I->getOperand(1), Mask, 0, CxtI)) { 371 return canEvaluateTruncated(I->getOperand(0), Ty, IC, CxtI) && 372 canEvaluateTruncated(I->getOperand(1), Ty, IC, CxtI); 383 return canEvaluateTruncated(I->getOperand(0), Ty, IC, CxtI); 396 IC.MaskedValueIsZero(I->getOperand(0), 398 return canEvaluateTruncated(I->getOperand(0), Ty, IC, Cxt 457 foldVecTruncToExtElt(TruncInst &Trunc, InstCombiner &IC) argument 983 canEvaluateZExtd(Value *V, Type *Ty, unsigned &BitsToClear, InstCombiner &IC, Instruction *CxtI) argument 1864 optimizeVectorResizeWithIntegerBitCasts(Value *InVal, VectorType *DestTy, InstCombiner &IC) argument 2066 optimizeIntegerToVectorInsertions(BitCastInst &CI, InstCombiner &IC) argument 2095 canonicalizeBitCastExtElt(BitCastInst &BitCast, InstCombiner &IC) argument [all...] |
H A D | InstCombineShifts.cpp | 424 Instruction *InnerShift, InstCombiner &IC, 458 if (IC.MaskedValueIsZero(InnerShift->getOperand(0), Mask, 0, CxtI)) 476 InstCombiner &IC, Instruction *CxtI) { 519 return canEvaluateShifted(I->getOperand(0), NumBits, IsLeftShift, IC, I) && 520 canEvaluateShifted(I->getOperand(1), NumBits, IsLeftShift, IC, I); 524 return canEvaluateShiftedShift(NumBits, IsLeftShift, I, IC, CxtI); 530 return canEvaluateShifted(TrueVal, NumBits, IsLeftShift, IC, SI) && 531 canEvaluateShifted(FalseVal, NumBits, IsLeftShift, IC, SI); 539 if (!canEvaluateShifted(IncValue, NumBits, IsLeftShift, IC, PN)) 612 InstCombiner &IC, cons 423 canEvaluateShiftedShift(unsigned OuterShAmt, bool IsOuterShl, Instruction *InnerShift, InstCombiner &IC, Instruction *CxtI) argument 475 canEvaluateShifted(Value *V, unsigned NumBits, bool IsLeftShift, InstCombiner &IC, Instruction *CxtI) argument 611 getShiftedValue(Value *V, unsigned NumBits, bool isLeftShift, InstCombiner &IC, const DataLayout &DL) argument [all...] |
H A D | InstCombineMulDivRem.cpp | 49 static Value *simplifyValueKnownNonZero(Value *V, InstCombiner &IC, argument 63 A = IC.Builder.CreateSub(A, B); 64 return IC.Builder.CreateShl(One, A); 71 IC.isKnownToBeAPowerOfTwo(I->getOperand(0), false, 0, &CxtI)) { 74 if (Value *V2 = simplifyValueKnownNonZero(I->getOperand(0), IC, CxtI)) { 818 InstCombiner &IC); 847 const BinaryOperator &I, InstCombiner &IC) { 860 InstCombiner &IC) { 872 N = IC.Builder.CreateAdd(N, Log2Base); 874 N = IC 846 foldUDivPow2Cst(Value *Op0, Value *Op1, const BinaryOperator &I, InstCombiner &IC) argument 859 foldUDivShl(Value *Op0, Value *Op1, const BinaryOperator &I, InstCombiner &IC) argument [all...] |
H A D | InstCombineCalls.cpp | 1163 InstCombiner &IC) { 1173 Result = IC.Builder.CreateLaunderInvariantGroup(StrippedInvariantGroupsArg); 1175 Result = IC.Builder.CreateStripInvariantGroup(StrippedInvariantGroupsArg); 1181 Result = IC.Builder.CreateAddrSpaceCast(Result, II.getType()); 1183 Result = IC.Builder.CreateBitCast(Result, II.getType()); 1188 static Instruction *foldCttzCtlz(IntrinsicInst &II, InstCombiner &IC) { argument 1220 KnownBits Known = IC.computeKnownBits(Op0, 0, &II); 1234 return IC.replaceInstUsesWith(II, C); 1241 isKnownNonZero(Op0, IC.getDataLayout(), 0, &IC 1162 simplifyInvariantGroupIntrinsic(IntrinsicInst &II, InstCombiner &IC) argument 1264 foldCtpop(IntrinsicInst &II, InstCombiner &IC) argument 1304 simplifyX86MaskedLoad(IntrinsicInst &II, InstCombiner &IC) argument 1340 simplifyX86MaskedStore(IntrinsicInst &II, InstCombiner &IC) argument 1485 removeTriviallyEmptyRange(IntrinsicInst &I, unsigned StartID, unsigned EndID, InstCombiner &IC) argument 1508 SimplifyNVVMIntrinsic(IntrinsicInst *II, InstCombiner &IC) argument [all...] |
H A D | InstCombineSelect.cpp | 539 static Value *foldSelectICmpLshrAshr(const ICmpInst *IC, Value *TrueVal, argument 542 ICmpInst::Predicate Pred = IC->getPredicate(); 543 Value *CmpLHS = IC->getOperand(0); 544 Value *CmpRHS = IC->getOperand(1); 568 return Builder.CreateAShr(X, Y, IC->getName(), IsExact); 587 static Value *foldSelectICmpAndOr(const ICmpInst *IC, Value *TrueVal, argument 593 TrueVal->getType()->isVectorTy() != IC->getType()->isVectorTy()) 596 Value *CmpLHS = IC->getOperand(0); 597 Value *CmpRHS = IC->getOperand(1); 603 if (IC [all...] |
/freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/ |
H A D | X86DisassemblerShared.h | 24 insnContext = llvm::X86Disassembler::IC;
|
H A D | CodeEmitterGen.cpp | 464 for (std::vector<Record*>::iterator IC = Insts.begin(), EC = Insts.end(); 465 IC != EC; ++IC) { 466 Record *R = *IC;
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/IPO/ |
H A D | Inliner.cpp | 302 /// inlined which is proved to be more beneficial. \p IC is the 307 shouldBeDeferred(Function *Caller, CallSite CS, InlineCost IC, argument 316 if (IC.getCost() <= 0) 336 int CandidateCost = IC.getCost() - 1; 346 if (!ApplyLastCallBonus && TotalSecondaryCost >= IC.getCost()) 382 if (inliningPreventsSomeOuterInline && TotalSecondaryCost < IC.getCost()) 394 RemarkT &operator<<(RemarkT &&R, const InlineCost &IC) { argument 396 if (IC.isAlways()) { 398 } else if (IC.isNever()) { 401 R << "(cost=" << ore::NV("Cost", IC 409 inlineCostStr(const InlineCost &IC) argument 411 Remark << IC; local 507 emit_inlined_into(OptimizationRemarkEmitter &ORE, DebugLoc &DLoc, const BasicBlock *Block, const Function &Callee, const Function &Caller, const InlineCost &IC) argument [all...] |
H A D | PartialInlining.cpp | 780 InlineCost IC = getInlineCost(cast<CallBase>(*Call), getInlineParams(), local 784 if (IC.isAlways()) { 793 if (IC.isNever()) { 803 if (!IC) { 808 << NV("Cost", IC.getCost()) << ", threshold=" 809 << NV("Threshold", IC.getCostDelta() + IC.getCost()) << ")"; 839 << NV("Caller", Caller) << " with cost=" << NV("Cost", IC.getCost()) 841 << NV("Threshold", IC.getCostDelta() + IC [all...] |
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInline.cpp | 217 auto IC = llvm::getInlineCost(cast<CallBase>(*CS.getInstruction()), Callee, local 221 if (IC && !IC.isAlways() && !Callee->hasFnAttribute(Attribute::InlineHint)) { 227 return IC;
|
/freebsd-12-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
H A D | MoveChecker.cpp | 473 if (const auto *IC = dyn_cast<CXXInstanceCall>(AFC)) 474 if (IC->getCXXThisVal().getAsRegion() == ArgRegion) 623 const auto IC = dyn_cast<CXXInstanceCall>(&Call); local 624 if (!IC) 628 if (isa<CXXDestructorCall>(IC)) 631 const MemRegion *ThisRegion = IC->getCXXThisVal().getAsRegion(); 636 const auto MethodDecl = dyn_cast_or_null<CXXMethodDecl>(IC->getDecl()); 666 const MemRegion *ArgRegion = IC->getArgSVal(0).getAsRegion(); 713 if (const auto *IC = dyn_cast<CXXInstanceCall>(Call)) 714 ThisRegion = IC [all...] |
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | LoopSink.cpp | 230 Instruction *IC = I.clone(); local 231 IC->setName(I.getName()); 232 IC->insertBefore(&*N->getFirstInsertionPt()); 233 // Replaces uses of I with IC in N 234 I.replaceUsesWithIf(IC, [N](Use &U) { 237 // Replaces uses of I with IC in blocks dominated by N 238 replaceDominatedUsesWith(&I, IC, DT, N);
|
H A D | GuardWidening.cpp | 595 auto *IC = dyn_cast<ICmpInst>(CheckCond); 596 if (!IC || !IC->getOperand(0)->getType()->isIntegerTy() || 597 (IC->getPredicate() != ICmpInst::ICMP_ULT && 598 IC->getPredicate() != ICmpInst::ICMP_UGT)) 601 const Value *CmpLHS = IC->getOperand(0), *CmpRHS = IC->getOperand(1); 602 if (IC->getPredicate() == ICmpInst::ICMP_UGT) 605 auto &DL = IC->getModule()->getDataLayout(); 609 CmpRHS, IC); [all...] |
/freebsd-12-stable/sys/mips/include/ |
H A D | regnum.h | 107 * IC is valid only on RM7K and RM9K processors. Access to this is 110 #define IC 38 macro
|
/freebsd-12-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/UninitializedObject/ |
H A D | UninitializedPointee.cpp | 120 DereferenceInfo(const TypedValueRegion *R, bool NCB, bool IC) argument 121 : R(R), NeedsCastBack(NCB), IsCyclic(IC) {}
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | CaptureTracking.cpp | 79 bool IncludeI, OrderedBasicBlock *IC) 80 : OrderedBB(IC), BeforeHere(I), DT(DT), 78 CapturesBefore(bool ReturnCaptures, const Instruction *I, const DominatorTree *DT, bool IncludeI, OrderedBasicBlock *IC) argument
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86AsmParser.cpp | 349 InfixCalculator IC; member in class:__anon5411::X86AsmParser::IntelExprStateMachine 382 int64_t getImm() { return Imm + IC.execute(); } 399 IC.pushOperator(IC_OR); 414 IC.pushOperator(IC_XOR); 429 IC.pushOperator(IC_AND); 444 IC.pushOperator(IC_LSHIFT); 459 IC.pushOperator(IC_RSHIFT); 475 IC.pushOperator(IC_PLUS); 524 IC.pushOperator(IC_MINUS); 530 IC [all...] |
/freebsd-12-stable/libexec/getty/ |
H A D | main.c | 238 if (IC || AC) { 245 if (IC) { 246 if (getty_chat(IC, CT, DC) > 0) {
|
H A D | gettytab.h | 89 #define IC gettystrs[27].value macro
|
/freebsd-12-stable/contrib/llvm-project/clang/lib/AST/ |
H A D | CommentParser.cpp | 413 InlineCommandComment *IC; local 415 IC = S.actOnInlineCommand(CommandTok.getLocation(), 422 IC = S.actOnInlineCommand(CommandTok.getLocation(), 435 return IC;
|
/freebsd-12-stable/contrib/llvm-project/clang/lib/Sema/ |
H A D | SemaObjCProperty.cpp | 1109 ObjCImplementationDecl *IC = nullptr; local 1111 if ((IC = dyn_cast<ObjCImplementationDecl>(ClassImpDecl))) { 1112 IDecl = IC->getClassInterface(); 1134 Diag(IC->getLocation(), diag::warn_auto_implicit_atomic_property); 1455 OMD = RedeclarePropertyAccessor(Context, IC, getterMethod, AtLoc, 1521 OMD = RedeclarePropertyAccessor(Context, IC, setterMethod, 1572 if (IC) { 1575 IC->FindPropertyImplIvarDecl(PropertyIvar)) { 1583 = IC->FindPropertyImplDecl(PropertyId, QueryKind)) { 1588 IC [all...] |
H A D | SemaDeclObjC.cpp | 436 if (ObjCInterfaceDecl *IC = MDecl->getClassInterface()) { 438 IC->lookupMethod(MDecl->getSelector(), MDecl->isInstanceMethod()); 465 IC->getSuperClass() != nullptr; 466 } else if (IC->hasDesignatedInitializers()) { 476 if (const ObjCInterfaceDecl *SuperClass = IC->getSuperClass()) { 4016 if (ObjCImplementationDecl *IC=dyn_cast<ObjCImplementationDecl>(ClassDecl)) { 4017 IC->setAtEndRange(AtEnd); 4018 if (ObjCInterfaceDecl* IDecl = IC->getClassInterface()) { 4028 = IC->FindPropertyImplDecl(Property->getIdentifier(), 4045 ImplMethodsVsClassMethods(S, IC, IDec [all...] |
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | LoopVectorize.cpp | 5232 // this currently happens when OptForSize, in which case IC is set to 1 above. 5233 unsigned IC = UINT_MAX; 5260 IC = std::min(IC, TmpIC); 5288 // Clamp the calculated IC to be between the 1 and the max interleave count 5290 if (IC > MaxInterleaveCount) 5291 IC = MaxInterleaveCount; 5292 else if (IC < 1) 5293 IC = 1; 5299 return IC; [all...] |
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64InstPrinter.cpp | 791 // Maybe IC, maybe Prediction Restriction 815 // IC aliases 818 const AArch64IC::IC *IC = AArch64IC::lookupICByEncoding(Encoding); local 819 if (!IC || !IC->haveFeatures(STI.getFeatureBits())) 822 NeedsReg = IC->NeedsReg; 824 Name = std::string(IC->Name);
|