Searched refs:VECREDUCE_FMUL (Results 1 - 9 of 9) sorted by relevance

/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h931 VECREDUCE_FADD, VECREDUCE_FMUL, enumerator in enum:llvm::ISD::NodeType
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp438 case ISD::VECREDUCE_FMUL: return "vecreduce_fmul";
H A DLegalizeVectorOps.cpp484 case ISD::VECREDUCE_FMUL:
988 case ISD::VECREDUCE_FMUL:
H A DLegalizeVectorTypes.cpp605 case ISD::VECREDUCE_FMUL:
1985 case ISD::VECREDUCE_FMUL:
2071 case ISD::VECREDUCE_FMUL: CombineOpc = ISD::FMUL; break;
4226 case ISD::VECREDUCE_FMUL:
4714 case ISD::VECREDUCE_FMUL:
H A DLegalizeDAG.cpp1149 case ISD::VECREDUCE_FMUL:
3798 case ISD::VECREDUCE_FMUL:
H A DTargetLowering.cpp7616 case ISD::VECREDUCE_FMUL: BaseOpcode = ISD::FMUL; break;
H A DSelectionDAGBuilder.cpp8976 DAG.getNode(ISD::VECREDUCE_FMUL, dl, VT, Op2));
H A DDAGCombiner.cpp1621 case ISD::VECREDUCE_FMUL:
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp713 setOperationAction(ISD::VECREDUCE_FMUL, VT, Expand);

Completed in 341 milliseconds