Searched refs:AR934X_SRIF_DDR_DPLL2_REG (Results 1 - 2 of 2) sorted by relevance

/freebsd-11-stable/sys/mips/atheros/
H A Dar934xreg.h221 #define AR934X_SRIF_DDR_DPLL2_REG (AR934X_SRIF_BASE + 0x244) macro
H A Dar934x_chip.c130 pll = ATH_READ_REG(AR934X_SRIF_DDR_DPLL2_REG);

Completed in 41 milliseconds