Searched refs:RREG32_MC (Results 1 - 6 of 6) sorted by relevance

/freebsd-10-stable/sys/dev/drm2/radeon/
H A Drs400.c69 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL);
115 tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);
198 tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);
303 tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);
306 tmp = RREG32_MC(RS690_MCCFG_AGP_BASE);
308 tmp = RREG32_MC(RS690_MCCFG_AGP_BASE_2);
310 tmp = RREG32_MC(RS690_MCCFG_AGP_LOCATION);
312 tmp = RREG32_MC(RS690_MCCFG_FB_LOCATION);
324 tmp = RREG32_MC(RS480_GART_BASE);
326 tmp = RREG32_MC(RS480_GART_FEATURE_I
[all...]
H A Drs600.c463 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
467 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
471 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
474 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
547 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
549 tmp = RREG32_MC(R_000009_MC_CNTL1);
565 tmp = RREG32_MC(R_000009_MC_CNTL1);
791 if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS)))
818 base = RREG32_MC(R_000004_MC_FB_LOCATION);
H A Dr520.c47 tmp = RREG32_MC(R520_MC_STATUS);
104 tmp = RREG32_MC(R520_MC_CNTL0);
H A Drs690.c45 tmp = RREG32_MC(R_000090_MC_SYSTEM_STATUS);
164 base = RREG32_MC(R_000100_MCCFG_FB_LOCATION);
426 tmp = RREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER);
H A Drv515.c141 tmp = RREG32_MC(MC_STATUS);
188 tmp = RREG32_MC(RV515_MC_CNTL) & MEM_NUM_CHANNELS_MASK;
1240 tmp = RREG32_MC(MC_MISC_LAT_TIMER);
H A Dradeon.h1698 #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg)) macro

Completed in 119 milliseconds