Searched refs:RADEON_MCLK_CNTL (Results 1 - 7 of 7) sorted by relevance

/freebsd-10-stable/sys/dev/drm2/radeon/
H A Dradeon_clocks.c88 post_div = RREG32_PLL(RADEON_MCLK_CNTL) & 0x7;
605 tmp = RREG32_PLL(RADEON_MCLK_CNTL);
620 tmp = RREG32_PLL(RADEON_MCLK_CNTL);
635 WREG32_PLL(RADEON_MCLK_CNTL, tmp);
812 tmp = RREG32_PLL(RADEON_MCLK_CNTL);
817 WREG32_PLL(RADEON_MCLK_CNTL, tmp);
882 tmp = RREG32_PLL(RADEON_MCLK_CNTL);
885 WREG32_PLL(RADEON_MCLK_CNTL, tmp);
H A Dradeon_cp.c694 mclk_cntl = RADEON_READ_PLL(dev, RADEON_MCLK_CNTL);
696 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, (mclk_cntl |
727 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, mclk_cntl);
H A Dradeon_drv.h801 #define RADEON_MCLK_CNTL 0x0012 macro
H A Dradeon_combios.c3239 (RADEON_MCLK_CNTL);
3242 WREG32_PLL(RADEON_MCLK_CNTL,
H A Dradeon_reg.h1178 #define RADEON_MCLK_CNTL 0x0012 /* PLL */ macro
/freebsd-10-stable/sys/dev/drm/
H A Dradeon_cp.c639 mclk_cntl = RADEON_READ_PLL(dev, RADEON_MCLK_CNTL);
641 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, (mclk_cntl |
672 RADEON_WRITE_PLL(RADEON_MCLK_CNTL, mclk_cntl);
H A Dradeon_drv.h879 #define RADEON_MCLK_CNTL 0x0012 macro

Completed in 221 milliseconds