/freebsd-10-stable/contrib/llvm/include/llvm/ADT/ |
H A D | StringSwitch.h | 90 template<unsigned N0, unsigned N1, unsigned N2> 92 const char (&S2)[N2], const T& Value) { 96 template<unsigned N0, unsigned N1, unsigned N2, unsigned N3> 98 const char (&S2)[N2], const char (&S3)[N3], 103 template<unsigned N0, unsigned N1, unsigned N2, unsigned N3, unsigned N4> 105 const char (&S2)[N2], const char (&S3)[N3],
|
/freebsd-10-stable/share/examples/netgraph/ |
H A D | virtual.chain | 232 M4=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \ 234 M5=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \ 236 M6=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \
|
H A D | virtual.lan | 225 M4=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \ 227 M5=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \ 229 M6=`od -An -N2 -i /dev/random | sed -e 's/ //g' | \
|
/freebsd-10-stable/crypto/openssl/crypto/bn/asm/ |
H A D | ppc64-mont.pl | 152 $N0="f20"; $N1="f21"; $N2="f22"; $N3="f23"; 348 lfd $N2,`$FRAME+112`($sp) 356 fcfid $N2,$N2 375 stfd $N2,56($nap_d) ; save n[j+1] in double format 389 fmadd $T2a,$N2,$na,$T2a 390 fmadd $T2b,$N2,$nb,$T2b 400 fmadd $T3a,$N2,$nc,$T3a 401 fmadd $T3b,$N2,$nd,$T3b 470 lfd $N2,` [all...] |
/freebsd-10-stable/contrib/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelDAGToDAG.cpp | 1348 SDValue N2 = N->getOperand(2); local 1354 if (SelectDirectAddr(N2, Addr)) { 1382 ? SelectADDRsi64(N2.getNode(), N2, Base, Offset) 1383 : SelectADDRsi(N2.getNode(), N2, Base, Offset)) { 1411 ? SelectADDRri64(N2.getNode(), N2, Base, Offset) 1412 : SelectADDRri(N2.getNode(), N2, Bas 1566 SDValue N2; local [all...] |
/freebsd-10-stable/contrib/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAG.cpp | 1345 // commuteShuffle - swaps the values of N1 and N2, and swaps all indices in 1346 // the shuffle mask M that point at N1 to point at N2, and indices that point 1347 // N2 to point at N1. 1348 static void commuteShuffle(SDValue &N1, SDValue &N2, SmallVectorImpl<int> &M) { argument 1349 std::swap(N1, N2); 1360 SDValue N2, const int *Mask) { 1361 assert(VT == N1.getValueType() && VT == N2.getValueType() && 1365 if (N1.getOpcode() == ISD::UNDEF && N2.getOpcode() == ISD::UNDEF) 1378 if (N1 == N2) { 1379 N2 1359 getVectorShuffle(EVT VT, SDLoc dl, SDValue N1, SDValue N2, const int *Mask) argument 1633 FoldSetCC(EVT VT, SDValue N1, SDValue N2, ISD::CondCode Cond, SDLoc dl) argument 2886 getNode(unsigned Opcode, SDLoc DL, EVT VT, SDValue N1, SDValue N2) argument 3352 getNode(unsigned Opcode, SDLoc DL, EVT VT, SDValue N1, SDValue N2, SDValue N3) argument 3459 getNode(unsigned Opcode, SDLoc DL, EVT VT, SDValue N1, SDValue N2, SDValue N3, SDValue N4) argument 3466 getNode(unsigned Opcode, SDLoc DL, EVT VT, SDValue N1, SDValue N2, SDValue N3, SDValue N4, SDValue N5) argument 4959 getNode(unsigned Opcode, SDLoc DL, SDVTList VTList, SDValue N1, SDValue N2) argument 4965 getNode(unsigned Opcode, SDLoc DL, SDVTList VTList, SDValue N1, SDValue N2, SDValue N3) argument 4971 getNode(unsigned Opcode, SDLoc DL, SDVTList VTList, SDValue N1, SDValue N2, SDValue N3, SDValue N4) argument 4978 getNode(unsigned Opcode, SDLoc DL, SDVTList VTList, SDValue N1, SDValue N2, SDValue N3, SDValue N4, SDValue N5) argument [all...] |
H A D | DAGCombiner.cpp | 268 SDValue SimplifySelect(SDLoc DL, SDValue N0, SDValue N1, SDValue N2); 269 SDValue SimplifySelectCC(SDLoc DL, SDValue N0, SDValue N1, SDValue N2, 600 SDValue N0, N1, N2; local 601 if (isSetCCEquivalent(N, N0, N1, N2) && N.getNode()->hasOneUse()) 4192 SDValue N2 = N->getOperand(2); local 4195 ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N2); 4200 if (N1 == N2) 4207 return N2; 4210 return DAG.getNode(ISD::OR, SDLoc(N), VT, N0, N2); 4233 return DAG.getNode(ISD::AND, SDLoc(N), VT, NOTNode, N2); 4294 SDValue N2 = N->getOperand(2); local 4362 SDValue N2 = N->getOperand(2); local 6342 SDValue N2 = N->getOperand(2); local 6876 SDValue N2 = N->getOperand(2); local 10298 SimplifySelect(SDLoc DL, SDValue N0, SDValue N1, SDValue N2) argument 10443 SimplifySelectCC(SDLoc DL, SDValue N0, SDValue N1, SDValue N2, SDValue N3, ISD::CondCode CC, bool NotExtCompare) argument [all...] |
H A D | InstrEmitter.cpp | 530 SDValue N2 = Node->getOperand(2); 531 unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();
|
H A D | TargetLowering.cpp | 1911 SDValue N2 = N->getOperand(1); local 1913 ConstantSDNode *V = dyn_cast<ConstantSDNode>(N2); 1918 } else if (isGAPlusOffset(N2.getNode(), GA, Offset)) {
|
H A D | LegalizeDAG.cpp | 95 SDValue N1, SDValue N2, 189 SDValue N1, SDValue N2, 198 return DAG.getVectorShuffle(NVT, dl, N1, N2, &Mask[0]); 212 return DAG.getVectorShuffle(NVT, dl, N1, N2, &NewMask[0]); 188 ShuffleWithNarrowerEltType(EVT NVT, EVT VT, SDLoc dl, SDValue N1, SDValue N2, ArrayRef<int> Mask) const argument
|
/freebsd-10-stable/contrib/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelDAGToDAG.cpp | 120 SDNode *SelectIndexedBinOp(SDNode *Op, SDValue N1, SDValue N2, 355 SDValue N1, SDValue N2, 368 SDValue Ops0[] = { N2, LD->getBasePtr(), LD->getChain() }; 354 SelectIndexedBinOp(SDNode *Op, SDValue N1, SDValue N2, unsigned Opc8, unsigned Opc16) argument
|
/freebsd-10-stable/contrib/llvm/lib/Target/XCore/ |
H A D | XCoreISelLowering.cpp | 1398 SDValue N2 = N->getOperand(2); local 1405 return DAG.getNode(XCoreISD::LADD, dl, DAG.getVTList(VT, VT), N1, N0, N2); 1410 SDValue Result = DAG.getNode(ISD::AND, dl, VT, N2, 1422 DAG.ComputeMaskedBits(N2, KnownZero, KnownOne); 1425 SDValue Result = DAG.getNode(ISD::ADD, dl, VT, N0, N2); 1435 SDValue N2 = N->getOperand(2); local 1445 DAG.ComputeMaskedBits(N2, KnownZero, KnownOne); 1447 SDValue Borrow = N2; 1449 DAG.getConstant(0, VT), N2); 1461 DAG.ComputeMaskedBits(N2, KnownZer 1474 SDValue N2 = N->getOperand(2); local [all...] |
/freebsd-10-stable/contrib/llvm/include/llvm/CodeGen/ |
H A D | SelectionDAG.h | 542 SDValue getVectorShuffle(EVT VT, SDLoc dl, SDValue N1, SDValue N2, 603 SDValue getNode(unsigned Opcode, SDLoc DL, EVT VT, SDValue N1, SDValue N2); 605 SDValue N1, SDValue N2, SDValue N3); 607 SDValue N1, SDValue N2, SDValue N3, SDValue N4); 609 SDValue N1, SDValue N2, SDValue N3, SDValue N4, 625 SDValue N1, SDValue N2); 627 SDValue N1, SDValue N2, SDValue N3); 629 SDValue N1, SDValue N2, SDValue N3, SDValue N4); 631 SDValue N1, SDValue N2, SDValue N3, SDValue N4, 1071 SDValue N2, IS [all...] |
H A D | SelectionDAGNodes.h | 1214 SDValue N2, const int *M) 1216 InitOperands(Ops, N1, N2); 1213 ShuffleVectorSDNode(EVT VT, unsigned Order, DebugLoc dl, SDValue N1, SDValue N2, const int *M) argument
|
/freebsd-10-stable/contrib/ntp/ntpd/ |
H A D | refclock_wwv.c | 439 #define N2 (N15 / 2) /* space (-1) */ macro 442 {N2, N2, 0, 0}, /* 0 */ 443 {P2, N2, 0, 0}, /* 1 */ 444 {N2, P2, 0, 0}, /* 2 */
|
/freebsd-10-stable/contrib/llvm/lib/Analysis/ |
H A D | DependenceAnalysis.cpp | 1895 // 0 <= i <= N1 and some 0 <= j <= N2, where N1 and N2 are the (normalized) 1906 // a1*0 - a2*N2 <= c2 - c1 <= a1*N1 - a2*0 1907 // -a2*N2 <= c2 - c1 <= a1*N1 1910 // a1*0 - a2*0 <= c2 - c1 <= a1*N1 - a2*N2 1911 // 0 <= c2 - c1 <= a1*N1 - a2*N2 1914 // a1*N1 - a2*N2 <= c2 - c1 <= a1*0 - a2*0 1915 // a1*N1 - a2*N2 <= c2 - c1 <= 0 1918 // a1*N1 - a2*0 <= c2 - c1 <= a1*0 - a2*N2 1919 // a1*N1 <= c2 - c1 <= -a2*N2 1936 const SCEV *N2 = collectUpperBound(Loop2, A1->getType()); local [all...] |
/freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 3996 /// vrev: N2 = [b1 b0 b3 b2 b5 b4 b7 b6] 3999 /// N3=N1+N2 = [k0 k0 k1 k1 k2 k2 k3 k3] (k0 = b0+b1 = bit-count of 16-bit v0, 4008 SDValue N2 = DAG.getNode(ARMISD::VREV16, DL, VT8Bit, N1); local 4009 SDValue N3 = DAG.getNode(ISD::ADD, DL, VT8Bit, N1, N2); 4052 /// N2 =+[k1 k3 k0 k2 ] 4068 SDValue N2 = DAG.getNode(ARMISD::VUZP, DL, VT16Bit, N1, N1); local 4071 SDValue Extended = DAG.getNode(ISD::ZERO_EXTEND, DL, MVT::v4i32, N2); 4075 SDValue Extracted = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, MVT::v4i16, N2, 5800 SDValue N2; local 5812 N2 5843 SDValue N2, N3; local 5878 SDValue N2, N3; local 8094 SDValue N2 = N->getOperand(2); local [all...] |
H A D | ARMISelDAGToDAG.cpp | 2615 SDValue N2 = N0.getOperand(1); local 2616 ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N2); 2729 SDValue N2 = N->getOperand(2); local 2733 assert(N2.getOpcode() == ISD::Constant); 2737 cast<ConstantSDNode>(N2)->getZExtValue()),
|
/freebsd-10-stable/contrib/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelDAGToDAG.cpp | 932 SDValue N2 = N->getOperand(2); local 933 if (N000 == N2 && 956 SDValue N2 = N->getOperand(2); local 957 if (N000 == N2 &&
|
/freebsd-10-stable/sys/dev/hptmv/ |
H A D | amd64-elf.raid.o.uu | 76 M``-V&TB)[DR)[^@`````]H62````!'0'@(N2````!$'_Q`^V0WA$.>!_P^DO 391 M8$B)W^@%Y?__28G:OP`````/MW5(NP````!!N2````!!NP$```"#_Q]W/P^V 399 MW^B@X___28G:OP`````/MW5(NP````!!N2````!!NP$```"#_Q]W/P^VPTF- 435 M``^WO)U"#```NP````!!N2````!!N@$```"#^A]W1`^VPTF--(1$B<DIT3GY
|
/freebsd-10-stable/contrib/llvm/utils/TableGen/ |
H A D | CodeGenDAGPatterns.cpp | 2078 TreePatternNode *N1 = Nodes[i], *N2 = Nodes[i+1]; local 2079 assert(N1->getNumTypes() == 1 && N2->getNumTypes() == 1 && 2082 MadeChange |= N1->UpdateNodeType(0, N2->getExtType(0), *this); 2083 MadeChange |= N2->UpdateNodeType(0, N1->getExtType(0), *this);
|
/freebsd-10-stable/contrib/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 7761 SDValue N2 = Op.getOperand(2); local 7767 isa<ConstantSDNode>(N2)) { 7780 if (N2.getValueType() != MVT::i32) 7781 N2 = DAG.getIntPtrConstant(cast<ConstantSDNode>(N2)->getZExtValue()); 7782 return DAG.getNode(Opc, dl, VT, N0, N1, N2); 7785 if (EltVT == MVT::f32 && isa<ConstantSDNode>(N2)) { 7794 N2 = DAG.getIntPtrConstant(cast<ConstantSDNode>(N2)->getZExtValue() << 4); 7797 return DAG.getNode(X86ISD::INSERTPS, dl, VT, N0, N1, N2); 7815 SDValue N2 = Op.getOperand(2); local [all...] |
/freebsd-10-stable/sys/contrib/dev/ipw/ |
H A D | ipw2100-1.3-i.fw.uu | 258 M?N2(`("C'Q``+@B0!P``(``4`$X(&`!N"%0`#@@2@!\2'`".""``K@@D`,X(
|
H A D | ipw2100-1.3.fw.uu | 258 M?N2(`("C'Q``+@B0!P``(``4`$X(&`!N"%0`#@@2@!\2'`".""``K@@D`,X(
|
/freebsd-10-stable/sys/dev/hptrr/ |
H A D | i386-elf.hptrr_lib.o.uu | 3211 M=N2#[`Q7Z$?V__]7Z!7W__^#Q!2#OP@E```!=0U7Z!?W__^#Q`3K"XGV5^@V 5991 M=N2+B)0```"%R77:Z]"#[!2+1"08BU`(B8(0`0``C8(,`0``QX(,`0``Z.8# 6332 M10B#Q!"+7"0PB,%FBT,N2"-$)"!FB44.9HM3+F8IPF8Y^F;'11(```^#_`(` 6696 M=?J_`````(N4)(`````/MUH0O@````"#_Q]W28GQ#[;!C52$4(G]N2`````I 6995 M``")1"08#[=<)#(/MW80*=ZR`(/['W=*#[;"BTPD&(T\@8G=N2`````IV3GQ 7001 MMU@0O@````"#_Q]W3(GR#[;"BTPD%(T4@8G]N2`````I^3G9=@*)V8/Y('4( 7004 M````B?:#_Q]W3(GR#[;"BTPD$(T4@8G]N2`````I^3G9=@*)V8/Y('4(QP+_
|