Searched refs:timings (Results 1 - 25 of 120) sorted by relevance

12345

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/video/omap2/displays/
H A Dpanel-generic.c70 dssdev->panel.timings = generic_panel_timings;
120 struct omap_video_timings *timings)
122 dpi_set_timings(dssdev, timings);
126 struct omap_video_timings *timings)
128 *timings = dssdev->panel.timings;
132 struct omap_video_timings *timings)
134 return dpi_check_timings(dssdev, timings);
119 generic_panel_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
125 generic_panel_get_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
131 generic_panel_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/video/omap2/displays/
H A Dpanel-generic.c70 dssdev->panel.timings = generic_panel_timings;
120 struct omap_video_timings *timings)
122 dpi_set_timings(dssdev, timings);
126 struct omap_video_timings *timings)
128 *timings = dssdev->panel.timings;
132 struct omap_video_timings *timings)
134 return dpi_check_timings(dssdev, timings);
119 generic_panel_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
125 generic_panel_get_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
131 generic_panel_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/video/
H A Dfbmon.c226 printk("fbmon: trying to fix monitor timings\n");
1117 static void fb_timings_vfreq(struct __fb_timings *timings) argument
1119 timings->hfreq = fb_get_hfreq(timings->vfreq, timings->vactive);
1120 timings->vblank = fb_get_vblank(timings->hfreq);
1121 timings->vtotal = timings->vactive + timings
1128 fb_timings_hfreq(struct __fb_timings *timings) argument
1139 fb_timings_dclk(struct __fb_timings *timings) argument
1186 struct __fb_timings *timings; local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/video/
H A Dfbmon.c226 printk("fbmon: trying to fix monitor timings\n");
1117 static void fb_timings_vfreq(struct __fb_timings *timings) argument
1119 timings->hfreq = fb_get_hfreq(timings->vfreq, timings->vactive);
1120 timings->vblank = fb_get_vblank(timings->hfreq);
1121 timings->vtotal = timings->vactive + timings
1128 fb_timings_hfreq(struct __fb_timings *timings) argument
1139 fb_timings_dclk(struct __fb_timings *timings) argument
1186 struct __fb_timings *timings; local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/ide/
H A Dcs5536.c119 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
127 timings &= (IDE_DRV_MASK << 8);
128 timings |= drv_timings[pio];
129 ide_set_drivedata(drive, (void *)timings);
162 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
173 timings &= IDE_DRV_MASK;
174 timings |= mwdma_timings[mode - XFER_MW_DMA_0] << 8;
175 ide_set_drivedata(drive, (void *)timings);
183 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
186 (timings >>
195 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
[all...]
H A Dcs5530.c27 * Here are the standard PIO mode 0-4 timings for each "format".
28 * Format-0 uses fast data reg timings, with slower command reg timings.
29 * Format-1 uses fast timings for all registers, but won't work with all drives.
37 * After chip reset, the PIO timings are set to 0x0000e132, which is not valid.
39 #define CS5530_BAD_PIO(timings) (((timings)&~0x80000000)==0x0000e132)
50 * will have valid default PIO timings set up before we get here.
71 * different timings can still be chosen for each drive. We could
106 unsigned int reg, timings local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/ide/
H A Dcs5536.c119 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
127 timings &= (IDE_DRV_MASK << 8);
128 timings |= drv_timings[pio];
129 ide_set_drivedata(drive, (void *)timings);
162 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
173 timings &= IDE_DRV_MASK;
174 timings |= mwdma_timings[mode - XFER_MW_DMA_0] << 8;
175 ide_set_drivedata(drive, (void *)timings);
183 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
186 (timings >>
195 unsigned long timings = (unsigned long)ide_get_drivedata(drive); local
[all...]
H A Dcs5530.c27 * Here are the standard PIO mode 0-4 timings for each "format".
28 * Format-0 uses fast data reg timings, with slower command reg timings.
29 * Format-1 uses fast timings for all registers, but won't work with all drives.
37 * After chip reset, the PIO timings are set to 0x0000e132, which is not valid.
39 #define CS5530_BAD_PIO(timings) (((timings)&~0x80000000)==0x0000e132)
50 * will have valid default PIO timings set up before we get here.
71 * different timings can still be chosen for each drive. We could
106 unsigned int reg, timings local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/ata/
H A Dpata_cs5535.c70 #define CS5535_BAD_PIO(timings) ( (timings&~0x80000000UL)==0x00009172 )
191 u32 timings, dummy; local
194 timings for PIO0 */
195 rdmsr(ATAC_CH0D0_PIO, timings, dummy);
196 if (CS5535_BAD_PIO(timings))
198 rdmsr(ATAC_CH0D1_PIO, timings, dummy);
199 if (CS5535_BAD_PIO(timings))
H A Dpata_efar.c74 * efar_set_piomode - Initialize host controller PATA PIO timings
75 * @ap: Port whose timings we are configuring
100 u8 timings[][2] = { { 0, 0 }, local
122 idetm_data |= (timings[pio][0] << 12) |
123 (timings[pio][1] << 8);
134 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << shift;
148 * efar_set_dmamode - Initialize host controller PATA DMA timings
149 * @ap: Port whose timings we are configuring
169 u8 timings[][ local
[all...]
H A Dpata_it8213.c65 * it8213_set_piomode - Initialize host controller PATA PIO timings
66 * @ap: Port whose timings we are configuring
67 * @adev: Device whose timings we are configuring
89 u8 timings[][2] = { { 0, 0 }, local
109 idetm_data |= (timings[pio][0] << 12) |
110 (timings[pio][1] << 8);
120 slave_data |= (timings[pio][0] << 2) | timings[pio][1];
129 * it8213_set_dmamode - Initialize host controller PATA DMA timings
130 * @ap: Port whose timings w
149 u8 timings[][2] = { { 0, 0 }, local
[all...]
H A Dpata_rdc.c90 * rdc_set_piomode - Initialize host controller PATA PIO timings
91 * @ap: Port whose timings we are configuring
113 u8 timings[][2] = { { 0, 0 }, local
142 slave_data |= ((timings[pio][0] << 2) | timings[pio][1])
151 (timings[pio][0] << 12) |
152 (timings[pio][1] << 8);
167 * rdc_set_dmamode - Initialize host controller PATA PIO timings
168 * @ap: Port whose timings we are configuring
187 u8 timings[][ local
[all...]
H A Dpata_oldpiix.c11 * does drive selection and we use this to reload the timings.
54 * oldpiix_set_piomode - Initialize host controller PATA PIO timings
55 * @ap: Port whose timings we are configuring
56 * @adev: Device whose timings we are configuring
79 u8 timings[][2] = { { 0, 0 }, local
107 idetm_data |= (timings[pio][0] << 12) |
108 (timings[pio][1] << 8);
116 * oldpiix_set_dmamode - Initialize host controller PATA DMA timings
117 * @ap: Port whose timings we are configuring
133 u8 timings[][ local
[all...]
H A Dpata_radisys.c9 * slave timings, SITRE or PPE. In that sense it is a close relative
11 * although no other modes/timings. Also lacking is 32bit I/O on the ATA
30 * radisys_set_piomode - Initialize host controller PATA PIO timings
32 * @adev: Device whose timings we are configuring
55 u8 timings[][2] = { { 0, 0 }, /* Check me */ local
72 idetm_data |= (timings[pio][0] << 12) |
73 (timings[pio][1] << 8);
81 * radisys_set_dmamode - Initialize host controller PATA DMA timings
82 * @ap: Port whose timings we are configuring
98 u8 timings[][ local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/ata/
H A Dpata_cs5535.c70 #define CS5535_BAD_PIO(timings) ( (timings&~0x80000000UL)==0x00009172 )
191 u32 timings, dummy; local
194 timings for PIO0 */
195 rdmsr(ATAC_CH0D0_PIO, timings, dummy);
196 if (CS5535_BAD_PIO(timings))
198 rdmsr(ATAC_CH0D1_PIO, timings, dummy);
199 if (CS5535_BAD_PIO(timings))
H A Dpata_efar.c74 * efar_set_piomode - Initialize host controller PATA PIO timings
75 * @ap: Port whose timings we are configuring
100 u8 timings[][2] = { { 0, 0 }, local
122 idetm_data |= (timings[pio][0] << 12) |
123 (timings[pio][1] << 8);
134 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << shift;
148 * efar_set_dmamode - Initialize host controller PATA DMA timings
149 * @ap: Port whose timings we are configuring
169 u8 timings[][ local
[all...]
H A Dpata_it8213.c65 * it8213_set_piomode - Initialize host controller PATA PIO timings
66 * @ap: Port whose timings we are configuring
67 * @adev: Device whose timings we are configuring
89 u8 timings[][2] = { { 0, 0 }, local
109 idetm_data |= (timings[pio][0] << 12) |
110 (timings[pio][1] << 8);
120 slave_data |= (timings[pio][0] << 2) | timings[pio][1];
129 * it8213_set_dmamode - Initialize host controller PATA DMA timings
130 * @ap: Port whose timings w
149 u8 timings[][2] = { { 0, 0 }, local
[all...]
H A Dpata_rdc.c90 * rdc_set_piomode - Initialize host controller PATA PIO timings
91 * @ap: Port whose timings we are configuring
113 u8 timings[][2] = { { 0, 0 }, local
142 slave_data |= ((timings[pio][0] << 2) | timings[pio][1])
151 (timings[pio][0] << 12) |
152 (timings[pio][1] << 8);
167 * rdc_set_dmamode - Initialize host controller PATA PIO timings
168 * @ap: Port whose timings we are configuring
187 u8 timings[][ local
[all...]
H A Dpata_oldpiix.c11 * does drive selection and we use this to reload the timings.
54 * oldpiix_set_piomode - Initialize host controller PATA PIO timings
55 * @ap: Port whose timings we are configuring
56 * @adev: Device whose timings we are configuring
79 u8 timings[][2] = { { 0, 0 }, local
107 idetm_data |= (timings[pio][0] << 12) |
108 (timings[pio][1] << 8);
116 * oldpiix_set_dmamode - Initialize host controller PATA DMA timings
117 * @ap: Port whose timings we are configuring
133 u8 timings[][ local
[all...]
H A Dpata_radisys.c9 * slave timings, SITRE or PPE. In that sense it is a close relative
11 * although no other modes/timings. Also lacking is 32bit I/O on the ATA
30 * radisys_set_piomode - Initialize host controller PATA PIO timings
32 * @adev: Device whose timings we are configuring
55 u8 timings[][2] = { { 0, 0 }, /* Check me */ local
72 idetm_data |= (timings[pio][0] << 12) |
73 (timings[pio][1] << 8);
81 * radisys_set_dmamode - Initialize host controller PATA DMA timings
82 * @ap: Port whose timings we are configuring
98 u8 timings[][ local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/video/omap2/dss/
H A Ddpi.c101 struct omap_video_timings *t = &dssdev->panel.timings;
231 struct omap_video_timings *timings)
234 dssdev->panel.timings = *timings;
243 struct omap_video_timings *timings)
251 if (!dispc_lcd_timings_ok(timings))
254 if (timings->pixel_clock == 0)
264 timings->pixel_clock * 1000,
278 r = dss_calc_clock_div(is_tft, timings->pixel_clock * 1000,
292 timings
230 dpi_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
242 dpi_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
[all...]
H A Dvenc.c392 struct omap_video_timings *timings)
394 if (memcmp(&omap_dss_pal_timings, timings, sizeof(*timings)) == 0)
397 if (memcmp(&omap_dss_ntsc_timings, timings, sizeof(*timings)) == 0)
410 venc_write_config(venc_timings_to_config(&dssdev->panel.timings));
427 dispc_set_digit_size(dssdev->panel.timings.x_res,
428 dssdev->panel.timings.y_res/2);
460 dssdev->panel.timings = omap_dss_pal_timings;
548 struct omap_video_timings *timings)
391 venc_timings_to_config( struct omap_video_timings *timings) argument
547 venc_get_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
553 venc_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
570 venc_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/video/omap2/dss/
H A Ddpi.c101 struct omap_video_timings *t = &dssdev->panel.timings;
231 struct omap_video_timings *timings)
234 dssdev->panel.timings = *timings;
243 struct omap_video_timings *timings)
251 if (!dispc_lcd_timings_ok(timings))
254 if (timings->pixel_clock == 0)
264 timings->pixel_clock * 1000,
278 r = dss_calc_clock_div(is_tft, timings->pixel_clock * 1000,
292 timings
230 dpi_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
242 dpi_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
[all...]
H A Dvenc.c392 struct omap_video_timings *timings)
394 if (memcmp(&omap_dss_pal_timings, timings, sizeof(*timings)) == 0)
397 if (memcmp(&omap_dss_ntsc_timings, timings, sizeof(*timings)) == 0)
410 venc_write_config(venc_timings_to_config(&dssdev->panel.timings));
427 dispc_set_digit_size(dssdev->panel.timings.x_res,
428 dssdev->panel.timings.y_res/2);
460 dssdev->panel.timings = omap_dss_pal_timings;
548 struct omap_video_timings *timings)
391 venc_timings_to_config( struct omap_video_timings *timings) argument
547 venc_get_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
553 venc_set_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
570 venc_check_timings(struct omap_dss_device *dssdev, struct omap_video_timings *timings) argument
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-s3c24xx/include/plat/
H A Dcpu-freq-core.h22 * struct s3c2410_iobank_timing - IO bank timings for S3C2410 style timings
32 * This structure represents the IO timings for a S3C2410 style IO bank
48 * struct s3c2412_iobank_timing - io timings for PL092 (S3C2412) style IO
88 * struct s3c_iotimings - Chip IO timings holder
89 * @bank: The timings for each IO bank.
144 * @set_iotiming: Update the IO timings from the cached copies calculated
146 * @calc_iotiming: Calculate and update the cached copies of the IO timings
174 struct s3c_iotimings *timings);
177 struct s3c_iotimings *timings);
[all...]

Completed in 133 milliseconds

12345