Searched refs:BCSR_RESETS_PSC0MUX (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/alchemy/devboards/pb1200/
H A Dboard_setup.c64 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
101 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/alchemy/devboards/pb1200/
H A Dboard_setup.c64 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
101 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/include/asm/mach-db1x00/
H A Dbcsr.h172 #define BCSR_RESETS_PSC0MUX 0x1000 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-db1x00/
H A Dbcsr.h172 #define BCSR_RESETS_PSC0MUX 0x1000 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/alchemy/devboards/db1200/
H A Dplatform.c473 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
481 bcsr_mod(BCSR_RESETS, 0, BCSR_RESETS_PSC0MUX);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/alchemy/devboards/db1200/
H A Dplatform.c473 bcsr_mod(BCSR_RESETS, BCSR_RESETS_PSC0MUX, 0);
481 bcsr_mod(BCSR_RESETS, 0, BCSR_RESETS_PSC0MUX);

Completed in 176 milliseconds