Searched refs:B2WAT_8 (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h894 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h894 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf518/include/mach/
H A DdefBF51x_base.h1010 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf527/include/mach/
H A DdefBF52x_base.h1019 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/
H A DdefBF51x_base.h1010 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A DdefBF52x_base.h1019 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h1381 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h1481 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h1381 #define B2WAT_8 0x00008000 /* B2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h1481 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf538/include/mach/
H A DdefBF539.h2112 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A DdefBF539.h2112 #define B2WAT_8 0x00008000 /* Bank 2 Write Access Time = 8 cycles */ macro

Completed in 210 milliseconds