Searched refs:period (Results 326 - 350 of 538) sorted by relevance

<<11121314151617181920>>

/linux-master/drivers/net/ethernet/intel/igc/
H A Digc_ptp.c313 ts.tv_sec = rq->perout.period.sec;
314 ts.tv_nsec = rq->perout.period.nsec;
383 igc->perout[i].period.tv_sec = ts.tv_sec;
384 igc->perout[i].period.tv_nsec = ts.tv_nsec;
/linux-master/net/sched/
H A Dsch_sfq.c611 int period; local
625 period = READ_ONCE(q->perturb_period);
626 if (period)
627 mod_timer(&q->perturb_timer, jiffies + period);
/linux-master/drivers/net/wireless/ath/ath10k/
H A Ddebug.c1397 unsigned long period; local
1400 ret = kstrtoul_from_user(user_buf, count, 0, &period);
1404 if (period > WMI_PDEV_PARAM_CAL_PERIOD_MAX)
1408 if (period == 0)
1413 ar->debug.nf_cal_period = period;
1424 ath10k_warn(ar, "cal period cfg failed from debugfs: %d\n",
1737 ath10k_warn(ar, "cal period cfg failed from debug start: %d\n",
1924 u32 period; local
1926 if (kstrtouint_from_user(ubuf, count, 0, &period))
1929 if (period < ATH10K_QUIET_PERIOD_MI
[all...]
/linux-master/drivers/acpi/apei/
H A Dghes.c844 unsigned long long now, duration, period, max_period = 0; local
867 period = duration;
868 do_div(period, (count + 1));
869 if (period > max_period) {
870 max_period = period;
/linux-master/drivers/scsi/arm/
H A Dacornscsi.c63 * SDTR_PERIOD - period of REQ signal (min=125, max=1020)
64 * DEFAULT_PERIOD - default REQ period.
623 * Purpose : period for the synchronous transfer setting
625 * Returns : period in ns.
643 * Prototype: int round_period(unsigned int period)
644 * Purpose : return index into above table for a required REQ period
645 * Params : period - time (ns) for REQ
650 int round_period(unsigned int period) argument
655 if ((period <= sync_xfer_table[i].period_ns) &&
656 (period > sync_xfer_tabl
671 calc_sync_xfer(unsigned int period, unsigned int offset) argument
1592 unsigned char period, length; local
[all...]
/linux-master/drivers/scsi/
H A Desp_scsi.c563 /* When offset is zero, period is "don't care". */
1491 u8 period = esp->msg_in[3]; local
1504 if (period > esp->max_period) {
1505 period = offset = 0;
1508 if (period < esp->min_period)
1512 stp = DIV_ROUND_UP(period << 2, one_clock);
1521 esp_setsync(esp, tp, period, offset, stp, offset);
1531 tp->nego_goal_period = period;
2331 * We use a time out period of 250ms (ESP_BUS_TIMEOUT).
2333 * c) Imperical constants for synchronous offset and transfer period
2711 esp_set_period(struct scsi_target *target, int period) argument
[all...]
/linux-master/drivers/scsi/sym53c8xx_2/
H A Dsym_glue.c980 tp->tgoal.period = uc->data;
987 tp->tgoal.period = uc->data;
1218 seq_printf(m, "Min. period factor %d, %s SCSI BUS%s\n",
1943 static void sym2_set_period(struct scsi_target *starget, int period) argument
1951 if (period <= np->minsync && spi_width(starget))
1954 tp->tgoal.period = period;
/linux-master/drivers/usb/dwc3/
H A Dcore.c371 * dwc3_ref_clk_period - Reference clock period configuration
372 * Default reference clock period depends on hardware
374 * from the default, this will set clock period in DWC3_GUCTL
380 unsigned long period; local
390 period = NSEC_PER_SEC / rate;
392 period = dwc->ref_clk_per;
393 rate = NSEC_PER_SEC / period;
400 reg |= FIELD_PREP(DWC3_GUCTL_REFCLKPER_MASK, period);
409 * 125000 * (NSEC_PER_SEC / (rate * period) - 1)
413 * neither does rate * period)
[all...]
/linux-master/drivers/usb/host/
H A Duhci-debug.c187 "%*s period %d phase %d load %d us, frame %x desc [%p]\n",
188 space, "", qh->period, qh->phase, qh->load,
191 out += sprintf(out, "%*s period %d phase %d load %d us\n",
192 space, "", qh->period, qh->phase, qh->load);
/linux-master/net/bridge/
H A Dbr_mrp_netlink.c231 test.period = nla_get_u32(tb[IFLA_BRIDGE_MRP_START_TEST_PERIOD]);
351 test.period = nla_get_u32(tb[IFLA_BRIDGE_MRP_START_IN_TEST_PERIOD]);
H A Dbr_cfm_netlink.c370 tx_info.period = nla_get_u32(tb[IFLA_BRIDGE_CFM_CC_CCM_TX_PERIOD]);
566 mep->cc_ccm_tx_info.period))
/linux-master/tools/perf/scripts/python/
H A Dexport-to-postgresql.py421 'period bigint,'
1031 def sample_table(sample_id, evsel_id, machine_id, thread_id, comm_id, dso_id, symbol_id, sym_offset, ip, time, cpu, to_dso_id, to_symbol_id, to_sym_offset, to_ip, period, weight, transaction, data_src, branch_type, in_tx, call_path_id, insn_cnt, cyc_cnt, flags, *x):
1035 value = struct.pack("!hiqiqiqiqiqiqiqiqiqiqiiiqiqiqiqiqiqiqiqiiiBiqiqiqii", 25, 8, sample_id, 8, evsel_id, 8, machine_id, 8, thread_id, 8, comm_id, 8, dso_id, 8, symbol_id, 8, sym_offset, 8, ip, 8, time, 4, cpu, 8, to_dso_id, 8, to_symbol_id, 8, to_sym_offset, 8, to_ip, 8, period, 8, weight, 8, transaction, 8, data_src, 4, branch_type, 1, in_tx, 8, call_path_id, 8, insn_cnt, 8, cyc_cnt, 4, flags)
/linux-master/drivers/mfd/
H A Dmax77620.c269 * MAX77620 supports the FPS period of 40, 80, 160, 320, 540, 1280, 2560
270 * and 5120 microseconds. MAX20024 supports the FPS period of 20, 40, 80,
272 * The FPS register has 3 bits field to set the FPS period as
346 ret = of_property_read_u32(fps_np, "maxim,shutdown-fps-time-period-us",
357 ret = of_property_read_u32(fps_np, "maxim,suspend-fps-time-period-us",
581 int period = max77620_get_fps_period_reg_value(chip, time_period); local
586 period << MAX77620_FPS_TIME_PERIOD_SHIFT);
588 dev_err(chip->dev, "Failed to update FPS period: %d\n", ret);
/linux-master/drivers/video/backlight/
H A Dlp855x_bl.c228 state.period = lp->pdata->period_ns;
234 state.duty_cycle = div_u64(br * state.period, max_br);
339 /* Deprecated, specify period in pwms property instead */
340 of_property_read_u32(node, "pwm-period", &pdata->period_ns);
/linux-master/drivers/comedi/drivers/
H A Dusbduxsigma.c140 /* PWM period */
1073 unsigned int period)
1078 if (period < MIN_PWM_PERIOD)
1081 fx2delay = (period / (6 * 512 * 1000 / 33)) - 6;
1086 devpriv->pwm_period = period;
1071 usbduxsigma_pwm_period(struct comedi_device *dev, struct comedi_subdevice *s, unsigned int period) argument
H A Dusbdux.c177 /* PWM period */
1225 unsigned int period)
1230 if (period < MIN_PWM_PERIOD)
1233 fx2delay = (period / (6 * 512 * 1000 / 33)) - 6;
1238 devpriv->pwm_period = period;
1223 usbdux_pwm_period(struct comedi_device *dev, struct comedi_subdevice *s, unsigned int period) argument
/linux-master/drivers/net/wireless/marvell/mwifiex/
H A Duap_event.c251 priv->media_connected && adapter->sleep_period.period) {
/linux-master/drivers/input/
H A Dff-core.c66 effect->u.periodic.period = 50;
/linux-master/arch/x86/kvm/
H A Dlapic.h48 s64 period; /* unit: ns */ member in struct:kvm_timer
/linux-master/drivers/usb/fotg210/
H A Dfotg210-hcd.h463 unsigned short period; /* polling interval */ member in struct:fotg210_qh
/linux-master/drivers/clocksource/
H A Dtimer-mediatek.c188 mtk_gpt_clkevt_time_setup(to, to->of_clk.period, TIMER_CLK_EVT);
/linux-master/tools/perf/util/
H A Darm-spe.c309 sample->period = 1;
392 * Handles perf instruction sampling period.
406 sample.period = spe->instructions_sample_period;
1268 pr_warning("Only instruction-based sampling period is currently supported by Arm SPE.\n");
1271 if (spe->synth_opts.period > 1)
1272 pr_warning("Arm SPE has a hardware-based sample period.\n"
1277 attr.sample_period = spe->synth_opts.period;
/linux-master/tools/perf/tests/
H A Dhists_link.c71 struct perf_sample sample = { .period = 1, .weight = 1, };
/linux-master/drivers/pwm/
H A Dpwm-omap-dmtimer.c21 * doesn't allow the current PWM period to complete and stops abruptly.
22 * - When PWM is running and changing both duty cycle and period,
24 * a period with mixed settings. Especially when period/duty_cyle
25 * is updated while the pwm pin is high, current pwm period/duty_cycle
27 * - period for current cycle = current_period + new period
28 * - duty_cycle for current period = current period + new duty_cycle.
78 * Return number of clock cycles in a given period(in
[all...]
H A Dpwm-mediatek.c150 dev_err(pwmchip_parent(chip), "period of %d ns not supported\n", period_ns);
217 err = pwm_mediatek_config(chip, pwm, state->duty_cycle, state->period);

Completed in 302 milliseconds

<<11121314151617181920>>