Searched refs:rings (Results 26 - 50 of 59) sorted by relevance

123

/linux-master/drivers/net/
H A Dtap.c1317 struct ptr_ring **rings; local
1321 rings = kmalloc_array(n, sizeof(*rings), GFP_KERNEL);
1322 if (!rings)
1326 rings[i++] = &q->ring;
1328 ret = ptr_ring_resize_multiple(rings, n,
1332 kfree(rings);
H A Dtun.c3669 struct ptr_ring **rings; local
3673 rings = kmalloc_array(n, sizeof(*rings), GFP_KERNEL);
3674 if (!rings)
3679 rings[i] = &tfile->tx_ring;
3682 rings[i++] = &tfile->tx_ring;
3684 ret = ptr_ring_resize_multiple(rings, n,
3688 kfree(rings);
/linux-master/drivers/net/ethernet/broadcom/
H A Dbcm4908_enet.c247 struct bcm4908_enet_dma_ring *rings[] = { &enet->rx_ring, &enet->tx_ring }; local
251 for (i = 0; i < ARRAY_SIZE(rings); i++)
252 enet_write(enet, rings[i]->cfg_block + ENET_DMA_CH_CFG, 0);
256 for (i = 0; i < ARRAY_SIZE(rings); i++) {
257 struct bcm4908_enet_dma_ring *ring = rings[i];
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.c107 * This is the generic insert_nop function for rings except SDMA
123 * This is the generic pad_ib function for rings except SDMA
229 adev->rings[ring->idx] = ring;
377 (!ring->is_mes_queue && !(ring->adev->rings[ring->idx])))
401 ring->adev->rings[ring->idx] = NULL;
413 * Helper for rings that don't support write and wait in a
H A Damdgpu_ib.c368 * amdgpu_ib_ring_tests - test IBs on the rings
405 struct amdgpu_ring *ring = adev->rings[i];
408 /* KIQ rings don't have an IB test because we never submit IBs
H A Damdgpu_job.c112 (*job)->base.sched = &adev->rings[0]->sched;
H A Damdgpu_debugfs.c1679 struct amdgpu_ring *ring = adev->rings[i];
1695 struct amdgpu_ring *ring = adev->rings[i];
1922 ring = adev->rings[val];
2170 struct amdgpu_ring *ring = adev->rings[i];
H A Daqua_vanjaram.c142 ring = adev->rings[i];
165 struct amdgpu_ring *ring = adev->rings[i];
H A Damdgpu_device.c2627 struct amdgpu_ring *ring = adev->rings[i];
2629 /* No need to setup the GPU scheduler for rings that don't need it */
5049 struct amdgpu_ring *ring = adev->rings[i];
5188 struct amdgpu_ring *ring = adev->rings[i];
5656 struct amdgpu_ring *ring = tmp_adev->rings[i];
5726 struct amdgpu_ring *ring = tmp_adev->rings[i];
6081 struct amdgpu_ring *ring = adev->rings[i];
6223 struct amdgpu_ring *ring = adev->rings[i];
/linux-master/drivers/mailbox/
H A Dbcm-flexrm-mailbox.c9 * manager provides a set of rings which can be used to submit
13 * rings where each mailbox channel represents a separate FlexRM ring.
285 struct flexrm_ring *rings; member in struct:flexrm_mbox
931 ring = &mbox->rings[i];
959 ring = &mbox->rings[i];
1477 struct flexrm_ring *ring = &mbox->rings[desc->msi_index];
1504 /* Get resource for registers and map registers of all rings */
1515 /* Scan and count available rings */
1532 mbox->rings = ring;
1537 ring = &mbox->rings[inde
[all...]
/linux-master/drivers/crypto/inside-secure/
H A Dsafexcel_ring.c74 return (atomic_inc_return(&priv->ring_used) % priv->config.rings);
/linux-master/drivers/crypto/intel/qat/qat_common/
H A Dadf_transport_debug.c155 struct adf_etr_ring_data *ring = &bank->rings[ring_id];
/linux-master/drivers/block/xen-blkback/
H A Dcommon.h320 /* All rings for this device. */
321 struct xen_blkif_ring *rings; member in struct:xen_blkif
/linux-master/drivers/net/ethernet/neterion/
H A Ds2io.c30 * rx_ring_num : This can be used to program the number of receive rings used
34 * rx_ring_mode: This defines the operation mode of all 8 rings. The valid
700 struct ring_info *ring = &mac_control->rings[i];
720 struct ring_info *ring = &mac_control->rings[i];
792 struct ring_info *ring = &mac_control->rings[i];
936 struct ring_info *ring = &mac_control->rings[i];
957 struct ring_info *ring = &mac_control->rings[i];
1612 /* Set the default rts frame length for the rings configured */
1617 /* Set the frame length for the configured rings
2221 struct ring_info *ring = &mac_control->rings[
[all...]
H A Ds2io.h411 /* OSM should not set any two rings with same priority */
447 u32 rx_ring_num; /*Number of receive rings */
807 struct ring_info rings[MAX_RX_RINGS]; member in struct:mac_info
/linux-master/io_uring/
H A Dfdinfo.c57 struct io_rings *r = ctx->rings;
/linux-master/include/linux/
H A Dio_uring_types.h247 struct io_rings *rings; member in struct:io_ring_ctx::__anon47
432 * the gup'ed pages for the two rings, and the sqes.
/linux-master/drivers/net/ethernet/intel/ice/
H A Dice_debugfs.c499 log = &hw->fwlog_ring.rings[hw->fwlog_ring.head];
H A Dice_base.c270 * To correctly work with many netdevs ring->q_index of Tx rings on switchdev
679 /* set up individual rings */
807 * ice_vsi_map_rings_to_vectors - Map VSI rings to interrupt vectors
810 * This function maps descriptor rings to the queue-specific vectors allotted
812 * and Rx rings to the vector as "efficiently" as possible.
820 /* initially assigning remaining rings count to VSIs num queue value */
829 /* Tx rings mapping to vector */
846 /* Rx rings mapping to vector */
972 * @rings: Tx ring array to be configured
979 ice_vsi_cfg_txqs(struct ice_vsi *vsi, struct ice_tx_ring **rings, u1 argument
[all...]
H A Dice_lib.c38 * ice_vsi_ctrl_all_rx_rings - Start or stop a VSI's Rx rings
40 * @ena: start or stop the Rx rings
42 * First enable/disable all of the Rx rings, flush any remaining writes, and
44 * let all of the register writes complete when enabling/disabling the Rx rings
93 /* txq_map needs to have enough space to track both Tx (stack) rings
94 * and XDP rings; at this point vsi->num_xdp_txq might not be set,
217 * Tx and Rx rings are always equal
1366 * ice_vsi_clear_rings - Deallocates the Tx and Rx rings for VSI
1367 * @vsi: the VSI having rings deallocated
1404 * ice_vsi_alloc_rings - Allocates Tx and Rx rings fo
1994 ice_vsi_stop_tx_rings(struct ice_vsi *vsi, enum ice_disq_rst_src rst_src, u16 rel_vmvf_num, struct ice_tx_ring **rings, u16 count) argument
[all...]
/linux-master/drivers/net/wireless/broadcom/brcm80211/brcmfmac/
H A Dpcie.c389 * @max_flowrings: maximum number of tx flow rings supported.
390 * @max_submissionrings: maximum number of submission rings(h2d) supported.
391 * @max_completionrings: maximum number of completion rings(d2h) supported.
1220 struct brcmf_pcie_ringbuf *rings; local
1348 rings = kcalloc(max_flowrings, sizeof(*ring), GFP_KERNEL);
1349 if (!rings)
1355 ring = &rings[i];
1370 devinfo->shared.flowrings = rings;
H A Dmsgbuf.c1415 flow->rings[flowid]->status = RING_CLOSING;
1499 if (!msgbuf->flow->rings[i])
1501 ring = msgbuf->flow->rings[i];
/linux-master/drivers/net/wireless/ath/ath10k/
H A Dhtt_tx.c840 ring = &cmd->rx_setup_32.rings[0];
912 ring = &cmd->rx_setup_64.rings[0];
981 ring = &cmd->rx_setup_32.rings[0];
H A Dhtt.h287 struct htt_rx_ring_setup_ring32 rings[]; member in struct:htt_rx_ring_setup_32
292 struct htt_rx_ring_setup_ring64 rings[]; member in struct:htt_rx_ring_setup_64
1322 /* Extra frags on rings 0-3 */
/linux-master/drivers/net/ethernet/via/
H A Dvia-velocity.h149 #define CB_TD_RING_NUM 4 // # of TD rings.
1403 struct tx_desc *rings[TX_QUEUE_NO]; member in struct:velocity_info::tx_info

Completed in 383 milliseconds

123