Searched refs:cycle (Results 26 - 50 of 91) sorted by last modified time

1234

/linux-master/drivers/net/wireless/realtek/rtw89/
H A Dcoex.c7385 /* cycle statistics exceptions */
7465 u16 cycle, c_begin, c_end, store_index; local
7473 " %-15s : cycle:%d, bcn[all:%d/all_ok:%d/bt:%d/bt_ok:%d]",
7522 /* 1 cycle record 1 wl-slot and 1 bt-slot */
7532 for (cycle = c_begin; cycle <= c_end; cycle++) {
7534 store_index = ((cycle - 1) % slot_pair) * 2;
7565 ", cycle[PSTDMA:%d/TDMA:%d], ",
7593 u16 cycle, c_begi local
7723 u16 cycle, c_begin, c_end, store_index; local
7855 u16 cycle, c_begin, c_end, store_index; local
[all...]
/linux-master/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_ptp.c12 ptp->cycle.quo = readl(hdev->ptp->io_base + HCLGE_PTP_CYCLE_QUO_REG) &
14 ptp->cycle.numer = readl(hdev->ptp->io_base + HCLGE_PTP_CYCLE_NUM_REG);
15 ptp->cycle.den = readl(hdev->ptp->io_base + HCLGE_PTP_CYCLE_DEN_REG);
17 if (ptp->cycle.den == 0) {
18 dev_err(&hdev->pdev->dev, "invalid ptp cycle denominator!\n");
28 struct hclge_ptp_cycle *cycle = &hdev->ptp->cycle; local
33 adj_base = (u64)cycle->quo * (u64)cycle->den + (u64)cycle
[all...]
/linux-master/drivers/clocksource/
H A Darm_arch_timer.c1809 int kvm_arch_ptp_get_crosststamp(u64 *cycle, struct timespec64 *ts, argument
1832 if (cycle)
1833 *cycle = (u64)hvc_res.a2 << 32 | hvc_res.a3;
/linux-master/drivers/firewire/
H A Dcore-card.c427 * make sure we have an active cycle master and do gap count
471 * cycle master capable.
522 * Make sure that the cycle master sends cycle start packets.
657 s32 cycle, u32 sync, u32 tags)
741 * @cycle_time: The mutual reference to value of cycle time for the read operation.
656 dummy_start_iso(struct fw_iso_context *ctx, s32 cycle, u32 sync, u32 tags) argument
H A Dcore.h100 s32 cycle, u32 sync, u32 tags);
/linux-master/include/linux/
H A Dfirewire.h500 u32 cycle, size_t header_length,
532 int cycle, int sync, int tags);
/linux-master/drivers/gpu/drm/rockchip/
H A Ddw-mipi-dsi-rockchip.c42 #define PHY_STOP_WAIT_TIME(cycle) (((cycle) & 0xff) << 8)
/linux-master/fs/xfs/
H A Dxfs_log_priv.h168 * - ic_size is the full size of the log buffer, minus the cycle headers.
394 * The reservation head lsn is not made up of a cycle number and block number.
395 * Instead, it uses a cycle number and byte number. Logs don't expect to
534 xlog_crack_atomic_lsn(atomic64_t *lsn, uint *cycle, uint *block) argument
538 *cycle = CYCLE_LSN(val);
546 xlog_assign_atomic_lsn(atomic64_t *lsn, uint cycle, uint block) argument
548 atomic64_set(lsn, xlog_assign_lsn(cycle, block));
557 xlog_crack_grant_head_val(int64_t val, int *cycle, int *space) argument
559 *cycle = val >> 32;
564 xlog_crack_grant_head(atomic64_t *head, int *cycle, in argument
566 xlog_crack_grant_head_val(atomic64_read(head), cycle, space); local
570 xlog_assign_grant_head_val(int cycle, int space) argument
576 xlog_assign_grant_head(atomic64_t *head, int cycle, int space) argument
[all...]
/linux-master/drivers/net/ethernet/intel/igc/
H A Digc_tsn.c118 u32 sec, nsec, cycle; local
139 * completed during that cycle.
142 * enabling TSN offload, the cycle should have
254 cycle = adapter->cycle_time;
262 s64 n = div64_s64(ktime_sub_ns(systim, base_time), cycle);
264 base_time = ktime_add_ns(base_time, (n + 1) * cycle);
278 * has to be configured before the cycle time and base time.
297 wr32(IGC_QBVCYCLET_S, cycle);
298 wr32(IGC_QBVCYCLET, cycle);
/linux-master/drivers/staging/vme_user/
H A Dvme_user.c325 /* XXX We do not want to push aspace, cycle and width
332 &master.cycle, &master.dwidth);
356 /* XXX We do not want to push aspace, cycle and width
361 master.aspace, master.cycle, master.dwidth);
371 /* XXX We do not want to push aspace, cycle and width
377 &slave.aspace, &slave.cycle);
396 /* XXX We do not want to push aspace, cycle and width
402 slave.cycle);
H A Dvme_tsi148.c468 dma_addr_t pci_base, u32 aspace, u32 cycle)
554 switch (cycle & (VME_2eSST160 | VME_2eSST267 | VME_2eSST320)) {
566 /* Setup cycle types */
568 if (cycle & VME_BLT)
570 if (cycle & VME_MBLT)
572 if (cycle & VME_2eVME)
574 if (cycle & VME_2eSST)
576 if (cycle & VME_2eSSTB)
584 if (cycle & VME_SUPER)
586 if (cycle
466 tsi148_slave_set(struct vme_slave_resource *image, int enabled, unsigned long long vme_base, unsigned long long size, dma_addr_t pci_base, u32 aspace, u32 cycle) argument
609 tsi148_slave_get(struct vme_slave_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, dma_addr_t *pci_base, u32 *aspace, u32 *cycle) argument
798 tsi148_master_set(struct vme_master_resource *image, int enabled, unsigned long long vme_base, unsigned long long size, u32 aspace, u32 cycle, u32 dwidth) argument
1033 __tsi148_master_get(struct vme_master_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, u32 *aspace, u32 *cycle, u32 *dwidth) argument
1142 tsi148_master_get(struct vme_master_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, u32 *aspace, u32 *cycle, u32 *dwidth) argument
1163 u32 aspace, cycle, dwidth; local
1248 u32 aspace, cycle, dwidth; local
1401 tsi148_dma_set_vme_src_attributes(struct device *dev, __be32 *attr, u32 aspace, u32 cycle, u32 dwidth) argument
1499 tsi148_dma_set_vme_dest_attributes(struct device *dev, __be32 *attr, u32 aspace, u32 cycle, u32 dwidth) argument
1900 tsi148_lm_set(struct vme_lm_resource *lm, unsigned long long lm_base, u32 aspace, u32 cycle) argument
1965 tsi148_lm_get(struct vme_lm_resource *lm, unsigned long long *lm_base, u32 *aspace, u32 *cycle) argument
[all...]
H A Dvme_fake.c49 u32 cycle; member in struct:fake_slave_window
57 u32 cycle; member in struct:fake_master_window
156 dma_addr_t buf_base, u32 aspace, u32 cycle)
213 bridge->slaves[i].cycle = cycle;
225 dma_addr_t *buf_base, u32 *aspace, u32 *cycle)
241 *cycle = bridge->slaves[i].cycle;
253 u32 aspace, u32 cycle, u32 dwidth)
321 bridge->masters[i].cycle
154 fake_slave_set(struct vme_slave_resource *image, int enabled, unsigned long long vme_base, unsigned long long size, dma_addr_t buf_base, u32 aspace, u32 cycle) argument
223 fake_slave_get(struct vme_slave_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, dma_addr_t *buf_base, u32 *aspace, u32 *cycle) argument
251 fake_master_set(struct vme_master_resource *image, int enabled, unsigned long long vme_base, unsigned long long size, u32 aspace, u32 cycle, u32 dwidth) argument
337 __fake_master_get(struct vme_master_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, u32 *aspace, u32 *cycle, u32 *dwidth) argument
358 fake_master_get(struct vme_master_resource *image, int *enabled, unsigned long long *vme_base, unsigned long long *size, u32 *aspace, u32 *cycle, u32 *dwidth) argument
374 fake_lm_check(struct fake_driver *bridge, unsigned long long addr, u32 aspace, u32 cycle) argument
413 fake_vmeread8(struct fake_driver *bridge, unsigned long long addr, u32 aspace, u32 cycle) argument
446 fake_vmeread16(struct fake_driver *bridge, unsigned long long addr, u32 aspace, u32 cycle) argument
479 fake_vmeread32(struct fake_driver *bridge, unsigned long long addr, u32 aspace, u32 cycle) argument
516 u32 aspace, cycle, dwidth; local
610 fake_vmewrite8(struct fake_driver *bridge, u8 *buf, unsigned long long addr, u32 aspace, u32 cycle) argument
640 fake_vmewrite16(struct fake_driver *bridge, u16 *buf, unsigned long long addr, u32 aspace, u32 cycle) argument
670 fake_vmewrite32(struct fake_driver *bridge, u32 *buf, unsigned long long addr, u32 aspace, u32 cycle) argument
704 u32 aspace, cycle, dwidth; local
740 addr + done, aspace, cycle); local
745 addr + done, aspace, cycle); local
755 addr + done, aspace, cycle); local
762 addr + done, aspace, cycle); local
769 aspace, cycle); local
777 addr + done, aspace, cycle); local
784 cycle); local
806 u32 aspace, cycle; local
847 fake_lm_set(struct vme_lm_resource *lm, unsigned long long lm_base, u32 aspace, u32 cycle) argument
893 fake_lm_get(struct vme_lm_resource *lm, unsigned long long *lm_base, u32 *aspace, u32 *cycle) argument
[all...]
/linux-master/sound/soc/fsl/
H A Dfsl_spdif.c413 u32 val, cycle = 1000; local
425 } while ((val & SCR_SOFT_RESET) && cycle--);
431 if (cycle)
/linux-master/lib/raid6/
H A Dalgos.c250 int i, cycle; local
263 cycle = ((disks - 2) * PAGE_SIZE) / 65536;
264 for (i = 0; i < cycle; i++) {
/linux-master/drivers/gpu/drm/bridge/synopsys/
H A Ddw-mipi-dsi.c195 #define PHY_STOP_WAIT_TIME(cycle) (((cycle) & 0xff) << 8)
/linux-master/kernel/locking/
H A Dtest-ww_mutex.c288 struct test_cycle *cycle = container_of(work, typeof(*cycle), work); local
293 ww_mutex_lock(&cycle->a_mutex, &ctx);
295 complete(cycle->a_signal);
296 wait_for_completion(&cycle->b_signal);
298 err = ww_mutex_lock(cycle->b_mutex, &ctx);
301 ww_mutex_unlock(&cycle->a_mutex);
302 ww_mutex_lock_slow(cycle->b_mutex, &ctx);
303 erra = ww_mutex_lock(&cycle->a_mutex, &ctx);
307 ww_mutex_unlock(cycle
326 struct test_cycle *cycle = &cycles[n]; local
351 struct test_cycle *cycle = &cycles[n]; local
[all...]
/linux-master/drivers/net/ethernet/marvell/octeontx2/af/
H A Dptp.c181 int cycle; local
200 cycle = cycles_per_sec - 1;
201 ptp_clock_nsec = (cycle * comp) >> 32;
205 cycle++;
206 ptp_clock_nsec = (cycle * comp) >> 32;
325 * on every coprocessor clock cycle. Typical convention is that it
326 * represent number of nanosecond betwen each cycle. In this
499 /* The ptp_clock_hi rollsover to zero once clock cycle before it
/linux-master/drivers/net/ethernet/freescale/enetc/
H A Denetc_qos.c724 static int get_start_ns(u64 now, u64 cycle, u64 *start) argument
728 if (!cycle)
731 n = div64_u64(now, cycle);
733 *start = (n + 1) * cycle;
/linux-master/drivers/watchdog/
H A Drzg2l_wdt.c92 static u32 rzg2l_wdt_get_cycle_usec(unsigned long cycle, u32 wdttime) argument
96 return div64_ul(timer_cycle_us, cycle);
117 /* 2 consecutive overflow cycle needed to trigger reset */
/linux-master/drivers/rtc/
H A Drtc-fsl-ftm-alarm.c208 unsigned long long cycle; local
214 cycle = (alm_time - ktime_get_real_seconds()) * rtc->alarm_freq;
215 if (cycle > MAX_COUNT_VAL) {
226 * changes from MOD to CNTIN. So we should using the cycle - 1.
228 rtc_writel(rtc, FTM_MOD, cycle - 1);
/linux-master/drivers/ata/
H A Dpata_ep93xx.c269 unsigned long t0 = reg ? t->cyc8b : t->cycle;
303 unsigned long t0 = reg ? t->cyc8b : t->cycle;
/linux-master/arch/alpha/lib/
H A Dev6-memchr.S67 extqh $6, $16, $6 # U : 2 cycle stall for $6
107 cmoveq $1, $3, $0 # E : Latency 2, extra map cycle
110 addq $0, 2, $3 # E : U L U L : 2 cycle stall on $0
112 cmoveq $1, $3, $0 # E : Latency 2, extra map cycle
115 addq $0, 1, $3 # E : U L U L : 2 cycle stall on $0
117 cmoveq $1, $3, $0 # E : Latency 2, extra map cycle
H A Dev6-csum_ipv6_magic.S36 * (we can't hide the 3-cycle latency of the unpkbw in the 6-instruction sequence)
116 cmpult $20,$3,$3 # E : (1 cycle stall on $20)
117 addq $20,$18,$20 # E : U L U L (1 cycle stall on $20)
120 addq $20,$19,$20 # E : (1 cycle stall on $20)
125 addq $18,$19,$18 # E : (1 cycle stall on $19)
128 /* (1 cycle stall on $18, 2 cycles on $20) */
131 zapnot $0,15,$1 # U : Start folding output (1 cycle stall on $0)
133 srl $0,32,$0 # U : U L U L : (1 cycle stall on $0)
136 extwl $1,2,$2 # U : ushort[1] (1 cycle stall on $1)
137 zapnot $1,3,$0 # U : ushort[0] (1 cycle stal
[all...]
H A Dev6-memset.S153 * CWG Section 3.7.6: do not expect a sustained store rate of > 1/cycle
173 cmovlt $2, $7, $4 # E : Latency 2, extra mapping cycle
331 * CWG Section 3.7.6: do not expect a sustained store rate of > 1/cycle
351 cmovlt $2, $7, $4 # E : Latency 2, extra mapping cycle
519 * CWG Section 3.7.6: do not expect a sustained store rate of > 1/cycle
539 cmovlt $2, $7, $4 # E : Latency 2, extra mapping cycle
H A Dev6-copy_user.S56 beq $3, $destaligned # .. U .. .. : 2nd (one cycle fetcher stall)
59 * The fetcher stall also hides the 1 cycle cross-cluster stall for $3 (L --> U)

Completed in 456 milliseconds

1234