Searched refs:paddr (Results 26 - 50 of 520) sorted by path

1234567891011>>

/linux-master/include/video/
H A Domapfb_dss.h295 dma_addr_t paddr; member in struct:omap_overlay_info
425 u32 paddr; member in struct:omap_dss_writeback_info
H A Domapvrfb.h17 unsigned long paddr[4]; member in struct:vrfb
34 extern void omap_vrfb_setup(struct vrfb *vrfb, unsigned long paddr,
50 static inline void omap_vrfb_setup(struct vrfb *vrfb, unsigned long paddr, argument
/linux-master/arch/alpha/kernel/
H A Dpci_iommu.c41 mk_iommu_pte(unsigned long paddr) argument
43 return (paddr >> (PAGE_SHIFT-1)) | 1;
240 unsigned long paddr;
245 paddr = __pa(cpu_addr);
249 if (paddr + size + __direct_map_base - 1 <= max_dma
250 && paddr + size <= __direct_map_size) {
251 ret = paddr + __direct_map_base;
262 ret = paddr + alpha_mv.pci_dac_offset;
282 npages = iommu_num_pages(paddr, size, PAGE_SIZE);
294 paddr
239 unsigned long paddr; local
539 unsigned long paddr = SG_ENT_PHYS_ADDRESS(leader); local
[all...]
/linux-master/arch/arc/include/asm/
H A Dcacheflush.h24 void __sync_icache_dcache(phys_addr_t paddr, unsigned long vaddr, int len);
25 void __inv_icache_pages(phys_addr_t paddr, unsigned long vaddr, unsigned nr);
26 void __flush_dcache_pages(phys_addr_t paddr, unsigned long vaddr, unsigned nr);
H A Dio.h23 extern void __iomem *ioremap(phys_addr_t paddr, unsigned long size);
H A Dpage.h24 #define clear_page(paddr) memset((paddr), 0, PAGE_SIZE)
114 #define __va(paddr) ((void *)((unsigned long)(paddr)))
118 * If used in pte or paddr related macros, it could cause truncation
/linux-master/arch/arc/mm/
H A Dcache.c35 void (*_cache_line_loop_ic_fn)(phys_addr_t paddr, unsigned long vaddr,
173 * Programming model requires both paddr and vaddr irrespecive of aliasing
176 * - paddr in {I,D}C_PTAG
180 * - D$ / Non-aliasing I$: only paddr in {I,D}C_IV?L
188 void __cache_line_loop_v3(phys_addr_t paddr, unsigned long vaddr, argument
203 * and have @paddr - aligned to cache line and integral @num_lines.
205 * -@paddr will be cache-line aligned already (being page aligned)
209 sz += paddr & ~CACHE_LINE_MASK;
210 paddr &= CACHE_LINE_MASK;
216 * MMUv3, cache ops require paddr i
248 __cache_line_loop_v4(phys_addr_t paddr, unsigned long vaddr, unsigned long sz, const int op, const int full_page) argument
302 __cache_line_loop_v4(phys_addr_t paddr, unsigned long vaddr, unsigned long sz, const int op, const int full_page) argument
460 __dc_line_op(phys_addr_t paddr, unsigned long vaddr, unsigned long sz, const int op) argument
496 __ic_line_inv_vaddr_local(phys_addr_t paddr, unsigned long vaddr, unsigned long sz) argument
514 phys_addr_t paddr, vaddr; member in struct:ic_inv_args
525 __ic_line_inv_vaddr(phys_addr_t paddr, unsigned long vaddr, unsigned long sz) argument
546 slc_op_rgn(phys_addr_t paddr, unsigned long sz, const int op) argument
609 slc_op_line(phys_addr_t paddr, unsigned long sz, const int op) argument
848 __sync_icache_dcache(phys_addr_t paddr, unsigned long vaddr, int len) argument
855 __inv_icache_pages(phys_addr_t paddr, unsigned long vaddr, unsigned nr) argument
864 __flush_dcache_pages(phys_addr_t paddr, unsigned long vaddr, unsigned nr) argument
[all...]
H A Ddma.c26 * can't be used to efficiently flush L1 and/or L2 which need paddr
51 void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, argument
56 dma_cache_wback(paddr, size);
60 dma_cache_inv(paddr, size);
64 dma_cache_wback_inv(paddr, size);
72 void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, argument
82 dma_cache_inv(paddr, size);
H A Dioremap.c13 static inline bool arc_uncached_addr_space(phys_addr_t paddr) argument
16 if (paddr >= ARC_UNCACHED_ADDR_SPACE)
18 } else if (paddr >= perip_base && paddr <= perip_end) {
25 void __iomem *ioremap(phys_addr_t paddr, unsigned long size) argument
31 if (arc_uncached_addr_space(paddr))
32 return (void __iomem *)(u32)paddr;
34 return ioremap_prot(paddr, size,
46 void __iomem *ioremap_prot(phys_addr_t paddr, size_t size, argument
52 return generic_ioremap_prot(paddr, siz
[all...]
H A Dtlb.c476 phys_addr_t paddr = pte_val(*ptep) & PAGE_MASK_PHYS; local
493 unsigned long offset = offset_in_folio(folio, paddr);
495 paddr -= offset;
498 __flush_dcache_pages(paddr, paddr, nr);
502 __inv_icache_pages(paddr, vaddr, nr);
/linux-master/arch/arm/include/asm/mach/
H A Dmap.h47 extern void debug_ll_addr(unsigned long *paddr, unsigned long *vaddr);
/linux-master/arch/arm/mach-imx/
H A Dplatsmp.c134 unsigned long paddr; local
141 paddr = __pa_symbol(secondary_startup);
142 writel_relaxed(cpu_to_be32(paddr), dcfg_base + DCFG_CCSR_SCRATCHRW1);
/linux-master/arch/arm/mm/
H A Dcache-feroceon-l2.c41 static inline unsigned long l2_get_va(unsigned long paddr) argument
51 void *vaddr = kmap_atomic_pfn(paddr >> PAGE_SHIFT);
52 return (unsigned long)vaddr + (paddr & ~PAGE_MASK);
54 return __phys_to_virt(paddr);
H A Ddma-mapping-nommu.c16 void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, argument
19 dmac_map_area(__va(paddr), size, dir);
22 outer_inv_range(paddr, paddr + size);
24 outer_clean_range(paddr, paddr + size);
27 void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, argument
31 outer_inv_range(paddr, paddr + size);
32 dmac_unmap_area(__va(paddr), siz
[all...]
H A Ddma-mapping.c682 phys_addr_t paddr; local
686 paddr = page_to_phys(page) + off;
688 outer_inv_range(paddr, paddr + size);
690 outer_clean_range(paddr, paddr + size);
698 phys_addr_t paddr = page_to_phys(page) + off; local
703 outer_inv_range(paddr, paddr + size);
712 struct folio *folio = pfn_folio(paddr / PAGE_SIZ
1793 arch_sync_dma_for_device(phys_addr_t paddr, size_t size, enum dma_data_direction dir) argument
1800 arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, enum dma_data_direction dir) argument
[all...]
H A Dioremap.c49 static struct static_vm *find_static_vm_paddr(phys_addr_t paddr, argument
62 if (vm->phys_addr > paddr ||
63 paddr + size - 1 > vm->phys_addr + vm->size - 1)
256 phys_addr_t paddr = __pfn_to_phys(pfn); local
262 if (pfn >= 0x100000 && (paddr & ~SUPERSECTION_MASK))
281 svm = find_static_vm_paddr(paddr, size, mtype);
284 addr += paddr - svm->vm.phys_addr;
301 area->phys_addr = paddr;
307 !((paddr | size | addr) & ~SUPERSECTION_MASK)) {
310 } else if (!((paddr | siz
[all...]
/linux-master/arch/arm64/mm/
H A Ddma-mapping.c16 void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, argument
19 unsigned long start = (unsigned long)phys_to_virt(paddr);
24 void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, argument
27 unsigned long start = (unsigned long)phys_to_virt(paddr);
/linux-master/arch/csky/include/asm/
H A Dpage.h47 #define phys_to_page(paddr) (pfn_to_page(PFN_DOWN(paddr)))
/linux-master/arch/csky/mm/
H A Ddma-mapping.c14 static inline void cache_op(phys_addr_t paddr, size_t size, argument
17 struct page *page = phys_to_page(paddr);
19 unsigned long offset = offset_in_page(paddr);
58 void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, argument
63 cache_op(paddr, size, dma_wb_range);
67 cache_op(paddr, size, dma_wbinv_range);
74 void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size, argument
82 cache_op(paddr, size, dma_inv_range);
H A Dtcm.c29 unsigned long vaddr, paddr; local
32 paddr = CONFIG_ITCM_RAM_BASE;
47 set_pte(tcm_pte, pfn_pte(__phys_to_pfn(paddr), PAGE_KERNEL));
51 paddr = paddr + PAGE_SIZE;
58 paddr = CONFIG_DTCM_RAM_BASE;
66 set_pte(tcm_pte, pfn_pte(__phys_to_pfn(paddr), PAGE_KERNEL));
70 paddr = paddr + PAGE_SIZE;
/linux-master/arch/hexagon/kernel/
H A Ddma.c12 void arch_sync_dma_for_device(phys_addr_t paddr, size_t size, argument
15 void *addr = phys_to_virt(paddr);
/linux-master/arch/loongarch/include/asm/
H A Ddma-direct.h8 dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr);
H A Dio.h78 #define phys_to_virt(paddr) \
81 (unlikely(__kfence_pool == NULL)) ? __va((unsigned long)paddr) : \
82 page_address(phys_to_page((unsigned long)paddr)) + offset_in_page((unsigned long)paddr);\
H A Dpage.h82 #define phys_to_pfn(paddr) __phys_to_pfn(paddr)
85 #define phys_to_page(paddr) pfn_to_page(phys_to_pfn(paddr))
/linux-master/arch/m68k/bvme6000/
H A Dconfig.c116 pit->paddr = 0x00; /* All inputs for now (safest) */

Completed in 527 milliseconds

1234567891011>>