Searched refs:readl (Results 226 - 250 of 2363) sorted by relevance

1234567891011>>

/linux-master/drivers/spi/
H A Dspi-intel.c194 dev_dbg(ispi->dev, "BFPREG=0x%08x\n", readl(ispi->base + BFPREG));
196 value = readl(ispi->base + HSFSTS_CTL);
201 dev_dbg(ispi->dev, "FADDR=0x%08x\n", readl(ispi->base + FADDR));
202 dev_dbg(ispi->dev, "DLOCK=0x%08x\n", readl(ispi->base + DLOCK));
206 i, readl(ispi->base + FDATA(i)));
208 dev_dbg(ispi->dev, "FRACC=0x%08x\n", readl(ispi->base + FRACC));
212 readl(ispi->base + FREG(i)));
215 readl(ispi->pregs + PR(i)));
218 value = readl(ispi->sregs + SSFSTS_CTL);
221 readl(isp
[all...]
/linux-master/drivers/hsi/controllers/
H A Domap_ssi_port.c60 readl(base + SSI_WAKE_REG(port->num)));
62 readl(base + SSI_MPU_ENABLE_REG(port->num, 0)));
64 readl(base + SSI_MPU_STATUS_REG(port->num, 0)));
69 readl(base + SSI_SST_ID_REG));
71 readl(base + SSI_SST_MODE_REG));
73 readl(base + SSI_SST_FRAMESIZE_REG));
75 readl(base + SSI_SST_DIVISOR_REG));
77 readl(base + SSI_SST_CHANNELS_REG));
79 readl(base + SSI_SST_ARBMODE_REG));
81 readl(bas
[all...]
/linux-master/drivers/edac/
H A Dxgene_edac.c68 *val = readl(edac->pcp_csr + reg);
77 val = readl(edac->pcp_csr + reg);
89 val = readl(edac->pcp_csr + reg);
193 reg = readl(ctx->mcu_csr + MCUESRR0 + rank * MCU_RANK_STRIDE);
208 bank = readl(ctx->mcu_csr + MCUEBLRR0 +
210 col_row = readl(ctx->mcu_csr + MCUERCRR0 +
212 count = readl(ctx->mcu_csr + MCUSBECNT0 +
234 reg = readl(ctx->mcu_csr + MCUGESR);
281 val = readl(ctx->mcu_csr + MCUGECR);
289 val = readl(ct
[all...]
/linux-master/drivers/net/ethernet/cortina/
H A Dgemini.c232 reg = readl(port->gmac_base + GMAC_CONFIG0);
247 reg = readl(port->gmac_base + GMAC_CONFIG0);
262 val = readl(port->gmac_base + GMAC_CONFIG0);
279 val = readl(port->gmac_base + GMAC_CONFIG0);
298 status.bits32 = readl(port->gmac_base + GMAC_STATUS);
517 tmp.bits32 = readl(port->gmac_base + GMAC_CONFIG0);
524 readl(port->dma_base + GMAC_AHB_WEIGHT_REG);
770 rw.bits32 = readl(ptr_reg);
883 rw.bits32 = readl(geth->base + GLOBAL_SWFQ_RWPTR_REG);
961 qt.bits32 = readl(get
[all...]
/linux-master/drivers/memstick/host/
H A Djmb38x_ms.c169 while (!(STATUS_FIFO_EMPTY & readl(host->addr + STATUS))) {
178 && !(STATUS_FIFO_EMPTY & readl(host->addr + STATUS))) {
179 host->io_word[0] = readl(host->addr + DATA);
233 && !(STATUS_FIFO_FULL & readl(host->addr + STATUS))) {
244 while (!(STATUS_FIFO_FULL & readl(host->addr + STATUS))) {
371 if (!(STATUS_HAS_MEDIA & readl(host->addr + STATUS))) {
377 dev_dbg(&msh->dev, "control %08x\n", readl(host->addr + HOST_CONTROL));
378 dev_dbg(&msh->dev, "status %08x\n", readl(host->addr + INT_STATUS));
379 dev_dbg(&msh->dev, "hstatus %08x\n", readl(host->addr + STATUS));
436 t_val = readl(hos
[all...]
/linux-master/drivers/net/ethernet/chelsio/cxgb/
H A Dtp.c73 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE);
94 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE);
135 cause = readl(tp->adapter->regs + A_TP_INT_CAUSE);
142 u32 val = readl(tp->adapter->regs + A_TP_GLOBAL_CONFIG);
/linux-master/drivers/net/wireless/ralink/rt2x00/
H A Drt2x00mmio.h24 return readl(rt2x00dev->csr.base + offset);
/linux-master/drivers/misc/ibmasm/
H A Duart.c30 if (0 == readl(iomem_base + UART_SCR)) {
/linux-master/arch/arm/mach-alpine/
H A Dalpine_cpu_pm.c57 watermark = readl(&al_cpu_resume_regs->watermark);
/linux-master/drivers/staging/sm750fb/
H A Dddk750_chip.h18 return readl(addr + mmio750);
/linux-master/arch/nios2/include/asm/
H A Dio.h22 #define readl_relaxed(addr) readl(addr)
/linux-master/drivers/clocksource/
H A Dtimer-meson6.c72 return (u64)readl(timer_base + MESON_ISA_TIMERE);
77 u32 val = readl(timer_base + MESON_ISA_TIMER_MUX);
90 u32 val = readl(timer_base + MESON_ISA_TIMER_MUX);
171 val = readl(timer_base + MESON_ISA_TIMER_MUX);
H A Dclksrc-dbx500-prcmu.c62 if (readl(clksrc_dbx500_timer_base + PRCMU_TIMER_MODE) !=
H A Dtimer-imx-tpm.c43 val = readl(timer_base + TPM_C0SC);
53 val = readl(timer_base + TPM_C0SC);
66 return readl(timer_base + TPM_CNT);
199 counter_width = (readl(timer_base + TPM_PARAM)
/linux-master/arch/mips/loongson2ef/lemote-2f/
H A Dclock.c45 regval = readl(LOONGSON_CHIPCFG);
/linux-master/drivers/platform/mips/
H A Dls2k-reset.c25 writel((readl(base + PM1_STS) & 0xffffffff), base + PM1_STS);
/linux-master/drivers/clk/
H A Dclk-clps711x.c64 tmp = readl(base + CLPS711X_PLLR) >> 24;
70 tmp = readl(base + CLPS711X_SYSFLG2);
88 if (readl(base + CLPS711X_SYSCON2) & SYSCON2_OSTB)
95 tmp = readl(base + CLPS711X_SYSCON1);
/linux-master/arch/arm/mach-omap1/
H A Dtime.c77 return readl(&timer->read_tim);
84 writel(readl(&timer->cntl) | MPU_TIMER_AR, &timer->cntl);
91 writel(readl(&timer->cntl) & ~MPU_TIMER_AR, &timer->cntl);
114 writel(readl(&timer->cntl) & ~MPU_TIMER_ST, &timer->cntl);
/linux-master/drivers/clk/renesas/
H A Dclk-r8a7740.c98 u32 value = readl(base + CPG_FRQCRC);
102 u32 value = readl(base + CPG_FRQCRA);
107 u32 value = readl(base + CPG_PLLC2CR);
111 u32 value = readl(base + CPG_USBCKCR);
/linux-master/arch/arm/mach-bcm/
H A Dboard_bcm281xx.c38 val = readl(base + SECWDOG_OFFSET);
/linux-master/arch/arm/include/asm/
H A Dcputype.h159 return readl(BASEADDR_V7M_SCB + offset);
203 return readl(BASEADDR_V7M_SCB + V7M_SCB_CPUID);
208 return readl(BASEADDR_V7M_SCB + V7M_SCB_CTR);
213 return readl(BASEADDR_V7M_SCB + MPU_TYPE);
/linux-master/drivers/gpu/drm/arm/
H A Dhdlcd_drv.h35 return readl(hdlcd->mmio + reg);
/linux-master/drivers/pinctrl/
H A Dpinctrl-da850-pupd.c73 val = readl(data->base + DA850_PUPD_ENA);
86 val = readl(data->base + DA850_PUPD_SEL);
110 ena = readl(data->base + DA850_PUPD_ENA);
111 sel = readl(data->base + DA850_PUPD_SEL);
/linux-master/sound/soc/xilinx/
H A Dxlnx_formatter_pcm.c251 val = readl(mmio_base + XLNX_AUD_CTRL);
255 val = readl(mmio_base + XLNX_AUD_CTRL);
260 val = readl(mmio_base + XLNX_AUD_CTRL);
272 val = readl(mmio_base + XLNX_AUD_CTRL);
288 val = readl(reg);
307 val = readl(reg);
367 val = readl(adata->mmio + XLNX_AUD_CORE_CONFIG);
412 val = readl(stream_data->mmio + XLNX_AUD_CTRL);
446 pos = readl(stream_data->mmio + XLNX_AUD_XFER_COUNT);
484 val = readl(stream_dat
[all...]
/linux-master/drivers/phy/marvell/
H A Dphy-pxa-28nm-hsic.c72 writel(readl(base + PHY_28NM_HSIC_PLL_CTRL2) |
95 reg = readl(base + PHY_28NM_HSIC_CTRL);
132 writel(readl(base + PHY_28NM_HSIC_CTRL) & ~PHY_28NM_HSIC_S2H_HSIC_EN,
144 writel(readl(base + PHY_28NM_HSIC_PLL_CTRL2) &

Completed in 231 milliseconds

1234567891011>>