Searched refs:getOpcode (Results 26 - 50 of 267) sorted by relevance

1234567891011

/macosx-10.10.1/llvmCore-3425.0.34/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp399 if (Op.getOpcode() == ISD::FNEG) return 2;
407 switch (Op.getOpcode()) {
461 if (Op.getOpcode() == ISD::FNEG) return Op.getOperand(0);
467 switch (Op.getOpcode()) {
512 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(),
518 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(),
525 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(),
544 if (N.getOpcode() == ISD::SETCC) {
550 if (N.getOpcode() == ISD::SELECT_CC &&
551 N.getOperand(2).getOpcode()
[all...]
H A DTargetLowering.cpp1114 switch (Op.getOpcode()) {
1122 if (Op.getOpcode() == ISD::XOR &&
1129 SDValue New = DAG.getNode(Op.getOpcode(), dl, VT, Op.getOperand(0),
1173 SDValue X = DAG.getNode(Op.getOpcode(), dl, SmallVT,
1220 if (Op.getOpcode() != ISD::UNDEF)
1228 switch (Op.getOpcode()) {
1372 SDValue New = TLO.DAG.getNode(Op.getOpcode(), dl,VT, Op.getOperand(0),
1434 if (InOp.getOpcode() == ISD::SRL &&
1459 if (InOp.getNode()->getOpcode() == ISD::ANY_EXTEND) {
1498 if (InOp.getOpcode()
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp304 if (Const32->getOpcode() == HexagonISD::CONST32 &&
677 if ((Const32->getOpcode() == HexagonISD::CONST32) &&
680 if (Base.getOpcode() == ISD::TargetGlobalAddress) {
754 if (MulOp0.getOpcode() == ISD::SIGN_EXTEND) {
761 } else if (MulOp0.getOpcode() == ISD::LOAD) {
780 if (MulOp1.getOpcode() == ISD::SIGN_EXTEND) {
787 } else if (MulOp1.getOpcode() == ISD::LOAD) {
819 if (N0.getOpcode() == ISD::SETCC) {
821 if (N00.getOpcode() == ISD::SIGN_EXTEND_INREG) {
903 if (Shift.getOpcode() !
[all...]
H A DHexagonPeephole.cpp129 if (!DisableOptSZExt && MI->getOpcode() == Hexagon::SXTW) {
150 if (MI->getOpcode() == Hexagon::LSRd_ri) {
165 (MI->getOpcode() == Hexagon::NOT_p)) {
235 int NewOp = QII->getInvertedPredicatedOpcode(MI->getOpcode());
245 unsigned Op = MI->getOpcode();
/macosx-10.10.1/llvmCore-3425.0.34/include/llvm/CodeGen/
H A DMachineInstr.h256 /// getOpcode - Returns the opcode of this MachineInstr.
258 int getOpcode() const { return MCID->Opcode; } function in class:llvm::MachineInstr
607 return getOpcode() == TargetOpcode::PROLOG_LABEL ||
608 getOpcode() == TargetOpcode::EH_LABEL ||
609 getOpcode() == TargetOpcode::GC_LABEL;
613 return getOpcode() == TargetOpcode::PROLOG_LABEL;
615 bool isEHLabel() const { return getOpcode() == TargetOpcode::EH_LABEL; }
616 bool isGCLabel() const { return getOpcode() == TargetOpcode::GC_LABEL; }
617 bool isDebugValue() const { return getOpcode() == TargetOpcode::DBG_VALUE; }
619 bool isPHI() const { return getOpcode()
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/PowerPC/
H A DPPCCodeEmitter.cpp116 switch (MI.getOpcode()) {
141 assert((MI.getOpcode() == PPC::MTCRF || MI.getOpcode() == PPC::MTCRF8 ||
142 MI.getOpcode() == PPC::MFOCRF) &&
252 assert((MI.getOpcode() != PPC::MTCRF && MI.getOpcode() != PPC::MTCRF8 &&
253 MI.getOpcode() != PPC::MFOCRF) ||
H A DPPCCTRLoops.cpp181 if (MI->getOpcode() == PPC::CMPWI || MI->getOpcode() == PPC::CMPDI) {
184 } else if (MI->getOpcode() == PPC::CMPLWI || MI->getOpcode() == PPC::CMPLDI) {
297 if (LastI->getOpcode() != PPC::BCC)
374 if (DefInstr && (DefInstr->getOpcode() == PPC::ORI8 ||
375 DefInstr->getOpcode() == PPC::ORI)) {
379 if (DefInstr2 && (DefInstr2->getOpcode() == PPC::LIS8 ||
380 DefInstr2->getOpcode() == PPC::LIS)) {
392 } else if (DefInstr && (DefInstr->getOpcode()
[all...]
H A DPPCISelDAGToDAG.cpp114 if (isa<ConstantSDNode>(N) || N.getOpcode() == PPCISD::Lo ||
115 N.getOpcode() == ISD::TargetGlobalAddress) {
127 if (isa<ConstantSDNode>(N) || N.getOpcode() == PPCISD::Lo ||
128 N.getOpcode() == ISD::TargetGlobalAddress)
276 if (N->getOpcode() != ISD::Constant)
294 if (N->getOpcode() == ISD::Constant && N->getValueType(0) == MVT::i32) {
304 if (N->getOpcode() == ISD::Constant && N->getValueType(0) == MVT::i64) {
322 return N->getOpcode() == Opc
357 unsigned Opcode = N->getOpcode();
404 unsigned Op0Opc = Op0.getOpcode();
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/MBlaze/MCTargetDesc/
H A DMBlazeAsmBackend.cpp79 if (getRelaxedOpcode(Inst.getOpcode()) == Inst.getOpcode())
103 Res.setOpcode(getRelaxedOpcode(Inst.getOpcode()));
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/MSP430/
H A DMSP430BranchSelector.cpp105 if ((I->getOpcode() != MSP430::JCC || I->getOperand(0).isImm()) &&
106 I->getOpcode() != MSP430::JMP) {
144 if (I->getOpcode() == MSP430::JMP) {
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/NVPTX/
H A DNVPTXInstrInfo.cpp139 switch (MI.getOpcode()) {
184 if (MI->getOpcode() == NVPTX::INT_CUDA_SYNCTHREADS)
234 if (LastInst->getOpcode() == NVPTX::GOTO) {
237 } else if (LastInst->getOpcode() == NVPTX::CBranch) {
256 if (SecondLastInst->getOpcode() == NVPTX::CBranch &&
257 LastInst->getOpcode() == NVPTX::GOTO) {
266 if (SecondLastInst->getOpcode() == NVPTX::GOTO &&
267 LastInst->getOpcode() == NVPTX::GOTO) {
283 if (I->getOpcode() != NVPTX::GOTO && I->getOpcode() !
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/Sparc/
H A DSparcInstrInfo.cpp42 if (MI->getOpcode() == SP::LDri ||
43 MI->getOpcode() == SP::LDFri ||
44 MI->getOpcode() == SP::LDDFri) {
61 if (MI->getOpcode() == SP::STri ||
62 MI->getOpcode() == SP::STFri ||
63 MI->getOpcode() == SP::STDFri) {
151 if (I->getOpcode() == SP::BA) {
177 unsigned Opcode = I->getOpcode();
268 if (I->getOpcode() != SP::BA
269 && I->getOpcode() !
[all...]
H A DDelaySlotFiller.cpp139 if (slot->getOpcode() == SP::RET)
142 if (slot->getOpcode() == SP::RETL) {
144 if (I->getOpcode() != SP::RESTORErr)
237 switch(MI->getOpcode()) {
296 if (candidate->getOpcode() == SP::UNIMP)
308 switch (I->getOpcode()) {
/macosx-10.10.1/llvmCore-3425.0.34/include/llvm/
H A DInstrTypes.h118 return I->getOpcode() == Instruction::Alloca ||
119 I->getOpcode() == Instruction::Load ||
120 I->getOpcode() == Instruction::VAArg ||
121 I->getOpcode() == Instruction::ExtractValue ||
122 (I->getOpcode() >= CastOpsBegin && I->getOpcode() < CastOpsEnd);
328 BinaryOps getOpcode() const { function in class:llvm::BinaryOperator
329 return static_cast<BinaryOps>(Instruction::getOpcode());
598 Instruction::CastOps getOpcode() const { function in class:llvm::CastInst
599 return Instruction::CastOps(Instruction::getOpcode());
705 OtherOps getOpcode() const { function in class:llvm::CmpInst
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Analysis/
H A DPHITransAddr.cpp34 if (Inst->getOpcode() == Instruction::Add &&
200 return AddAsInput(ConstantExpr::getCast(Cast->getOpcode(),
208 if (CastI->getOpcode() == Cast->getOpcode() &&
262 if (Inst->getOpcode() == Instruction::Add &&
274 if (BOp->getOpcode() == Instruction::Add)
303 if (BO->getOpcode() == Instruction::Add &&
391 CastInst *New = CastInst::Create(Cast->getOpcode(),
425 if (Inst->getOpcode() == Instruction::Add &&
/macosx-10.10.1/llvmCore-3425.0.34/lib/Transforms/Utils/
H A DIntegerDivision.cpp335 assert((Rem->getOpcode() == Instruction::SRem ||
336 Rem->getOpcode() == Instruction::URem) &&
342 if (Rem->getOpcode() == Instruction::SRem) {
352 if (!BO || BO->getOpcode() != Instruction::URem)
368 assert(UDiv->getOpcode() == Instruction::UDiv && "Non-udiv in expansion?");
385 assert((Div->getOpcode() == Instruction::SDiv ||
386 Div->getOpcode() == Instruction::UDiv) &&
395 if (Div->getOpcode() == Instruction::SDiv) {
405 if (!BO || BO->getOpcode() != Instruction::UDiv)
/macosx-10.10.1/llvmCore-3425.0.34/lib/Transforms/InstCombine/
H A DInstCombineSelect.cpp85 switch (I->getOpcode()) {
105 switch (I->getOpcode()) {
145 return CastInst::Create(Instruction::CastOps(TI->getOpcode()), NewSI,
188 return BinaryOperator::Create(BO->getOpcode(), MatchOp, NewSI);
190 return BinaryOperator::Create(BO->getOpcode(), NewSI, MatchOp);
234 BinaryOperator *BO = BinaryOperator::Create(TVI_BO->getOpcode(),
269 BinaryOperator *BO = BinaryOperator::Create(FVI_BO->getOpcode(),
303 return SimplifyBinOp(B->getOpcode(), RepOp, B->getOperand(1), TD, TLI);
305 return SimplifyBinOp(B->getOpcode(), B->getOperand(0), RepOp, TD, TLI);
344 return ConstantFoldInstOperands(I->getOpcode(),
[all...]
H A DInstCombineAndOrXor.cpp140 switch (Op->getOpcode()) {
353 switch (LHSI->getOpcode()) {
1040 switch (Op0I->getOpcode()) {
1052 return BinaryOperator::Create(Op0I->getOpcode(), Op0LHS, NewRHS);
1059 return BinaryOperator::Create(Op0I->getOpcode(), NewLHS, Op0RHS);
1213 if (Op0C->getOpcode() == Op1C->getOpcode() && // same cast kind ?
1219 if (ShouldOptimizeCast(Op0C->getOpcode(), Op0COp, I.getType()) &&
1220 ShouldOptimizeCast(Op1C->getOpcode(), Op1COp, I.getType())) {
1222 return CastInst::Create(Op0C->getOpcode(), NewO
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/CellSPU/
H A DSPUISelDAGToDAG.cpp321 switch (N.getOpcode()) {
344 switch (Op0.getOpcode()) {
401 unsigned Opc = N.getOpcode();
420 if ((Op0.getOpcode() == SPUISD::Hi && Op1.getOpcode() == SPUISD::Lo)
421 || (Op1.getOpcode() == SPUISD::Hi && Op0.getOpcode() == SPUISD::Lo)) {
425 } else if (Op1.getOpcode() == ISD::Constant
426 || Op1.getOpcode() == ISD::TargetConstant) {
430 if (Op0.getOpcode()
[all...]
H A DSPUInstrInfo.cpp33 unsigned opc = I->getOpcode();
42 unsigned opc = I->getOpcode();
74 switch (MI->getOpcode()) {
100 switch (MI->getOpcode()) {
242 Cond.push_back(MachineOperand::CreateImm(LastInst->getOpcode()));
263 Cond.push_back(MachineOperand::CreateImm(SecondLastInst->getOpcode()));
286 if (I->getOpcode() == SPU::HBRA ||
287 I->getOpcode() == SPU::HBR_LABEL){
/macosx-10.10.1/JavaScriptCore-7600.1.17/bytecode/
H A DPutByIdStatus.cpp72 if (instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id)
73 || instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id_out_of_line)) {
83 ASSERT(instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id_transition_direct)
84 || instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id_transition_normal)
85 || instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id_transition_direct_out_of_line)
86 || instruction[0].u.opcode == LLInt::getOpcode(op_put_by_id_transition_normal_out_of_line));
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/XCore/
H A DXCoreRegisterInfo.cpp137 if (Old->getOpcode() == XCore::ADJCALLSTACKDOWN) {
142 assert(Old->getOpcode() == XCore::ADJCALLSTACKUP);
211 bool isKill = MI.getOpcode() == XCore::STWFI && MI.getOperand(0).isKill();
227 switch (MI.getOpcode()) {
248 switch (MI.getOpcode()) {
275 switch (MI.getOpcode()) {
/macosx-10.10.1/llvmCore-3425.0.34/lib/Transforms/Scalar/
H A DReassociate.cpp66 dbgs() << Instruction::getOpcodeName(I->getOpcode()) << " "
162 cast<Instruction>(V)->getOpcode() == Opcode)
168 if (I->getOpcode() == Instruction::PHI ||
169 I->getOpcode() == Instruction::LandingPad ||
170 I->getOpcode() == Instruction::Alloca ||
171 I->getOpcode() == Instruction::Load ||
172 I->getOpcode() == Instruction::Invoke ||
173 (I->getOpcode() == Instruction::Call &&
175 I->getOpcode() == Instruction::UDiv ||
176 I->getOpcode()
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp286 if (N->getOpcode() == ISD::Constant && N->getValueType(0) == MVT::i32) {
303 return N->getOpcode() == Opc &&
347 if (Use->getOpcode() == ISD::CopyToReg)
353 unsigned Opcode = MCID.getOpcode();
394 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOpcode());
418 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOpcode());
444 if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB &&
446 if (N.getOpcode() == ISD::FrameIndex) {
454 if (N.getOpcode()
[all...]
/macosx-10.10.1/JavaScriptCore-7600.1.17/interpreter/
H A DInterpreter.h209 Opcode getOpcode(OpcodeID id) function in class:JSC::Interpreter
267 bool isCallBytecode(Opcode opcode) { return opcode == getOpcode(op_call) || opcode == getOpcode(op_construct) || opcode == getOpcode(op_call_eval); }

Completed in 408 milliseconds

1234567891011