Searched refs:val (Results 76 - 100 of 11022) sorted by relevance

1234567891011>>

/linux-master/drivers/hwtracing/coresight/
H A Dcoresight-etm4x.h243 #define WRITE_ETM4x_REG(val, reg) \
244 write_sysreg_s(val, ETM4x_REG_NUM_TO_SYSREG((reg)))
249 #define write_etm4x_sysreg_const_offset(val, offset) \
250 WRITE_ETM4x_REG(val, ETM4x_OFFSET_TO_REG(offset))
255 #define CASE_WRITE(val, x) \
256 case (x): { write_etm4x_sysreg_const_offset((val), (x)); break; }
261 #define ETE_ONLY_SYSREG_LIST(op, val) \
262 CASE_##op((val), TRCRSR) \
263 CASE_##op((val), TRCEXTINSELRn(1)) \
264 CASE_##op((val), TRCEXTINSELR
[all...]
/linux-master/arch/arm/nwfpe/
H A Dfpmodule.inl32 unsigned int val = regs->uregs[nReg];
34 val -= 4;
35 return val;
39 writeRegister(const unsigned int nReg, const unsigned long val)
42 regs->uregs[nReg] = val;
50 static inline void writeCPSR(const unsigned long val)
52 writeRegister(REG_CPSR, val);
64 static inline void writeConditionCodes(const unsigned long val)
73 regs->ARM_cpsr = rval | (val & CC_MASK);
/linux-master/arch/powerpc/mm/ptdump/
H A Dbook3s64.c15 .val = 0,
20 .val = _PAGE_READ,
25 .val = _PAGE_WRITE,
30 .val = _PAGE_EXEC,
35 .val = _PAGE_PTE,
40 .val = _PAGE_PRESENT,
45 .val = 0,
50 .val = H_PAGE_HASHPTE,
55 .val = _PAGE_DIRTY,
60 .val
[all...]
H A Dsegment_regs.c13 u32 val = mfsr(i << 28); local
16 seq_printf(m, "Kern key %d ", (val >> 30) & 1);
17 seq_printf(m, "User key %d ", (val >> 29) & 1);
18 if (val & 0x80000000) {
19 seq_printf(m, "Device 0x%03x", (val >> 20) & 0x1ff);
20 seq_printf(m, "-0x%05x", val & 0xfffff);
22 if (val & 0x10000000)
24 seq_printf(m, "VSID 0x%06x", val & 0xffffff);
/linux-master/arch/sh/include/asm/
H A Dcmpxchg-grb.h5 static inline unsigned long xchg_u32(volatile u32 *m, unsigned long val) argument
20 "+r" (val) /* inhibit r15 overloading */
27 static inline unsigned long xchg_u16(volatile u16 *m, unsigned long val) argument
42 "+r" (val) /* inhibit r15 overloading */
49 static inline unsigned long xchg_u8(volatile u8 *m, unsigned long val) argument
64 "+r" (val) /* inhibit r15 overloading */
/linux-master/tools/testing/radix-tree/linux/
H A Dpercpu.h2 #define DECLARE_PER_CPU(type, val) extern type val
3 #define DEFINE_PER_CPU(type, val) type val
8 #define this_cpu_xchg(var, val) uatomic_xchg(&var, val)
/linux-master/tools/testing/selftests/bpf/progs/
H A Dtest_pe_preserve_elems.c25 struct bpf_perf_event_value val; local
27 return bpf_perf_event_read_value(&array_1, 0, &val, sizeof(val));
33 struct bpf_perf_event_value val; local
35 return bpf_perf_event_read_value(&array_2, 0, &val, sizeof(val));
H A Dfreplace_attach_probe.c26 struct hmap_elem *val; local
29 val = bpf_map_lookup_elem(&hash_map, &key);
30 if (!val)
33 bpf_spin_lock(&val->lock);
34 val->var[0] = 99;
35 bpf_spin_unlock(&val->lock);
H A Dfreplace_get_constant.c8 int security_new_get_constant(long val) argument
10 if (val != 123)
13 return test_get_constant; /* original get_constant() returns val - 122 */
/linux-master/tools/testing/selftests/kvm/lib/x86_64/
H A Dapic.c17 uint64_t val = rdmsr(MSR_IA32_APICBASE); local
20 if (val & MSR_IA32_APICBASE_EXTD) {
24 } else if (!(val & MSR_IA32_APICBASE_ENABLE)) {
25 wrmsr(MSR_IA32_APICBASE, val | MSR_IA32_APICBASE_ENABLE);
33 val = xapic_read_reg(APIC_SPIV) | APIC_SPIV_APIC_ENABLED;
34 xapic_write_reg(APIC_SPIV, val);
/linux-master/arch/x86/include/asm/
H A Dcoco.h23 u64 cc_mkenc(u64 val);
24 u64 cc_mkdec(u64 val);
30 static inline u64 cc_mkenc(u64 val) argument
32 return val;
35 static inline u64 cc_mkdec(u64 val) argument
37 return val;
/linux-master/drivers/net/ethernet/chelsio/cxgb/
H A Dmy3126.c39 u32 val; local
47 cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_STAT1, &val);
48 val16 = (u16) val;
66 OFFSET(SUNI1x10GEXP_REG_MSTAT_COUNTER_33_LOW), &val);
67 act_count += val;
70 t1_tpi_read(adapter, A_ELMER0_GPO, &val);
71 cphy->elmer_gpo = val;
73 if ( (val & (1 << 8)) || (val & (1 << 19)) ||
76 val |
113 u32 val; local
189 u32 val; local
[all...]
/linux-master/drivers/dma/ti/
H A Dk3-udma.h41 #define UDMA_CAP2_TCHAN_CNT(val) ((val) & 0x1ff)
42 #define UDMA_CAP2_ECHAN_CNT(val) (((val) >> 9) & 0x1ff)
43 #define UDMA_CAP2_RCHAN_CNT(val) (((val) >> 18) & 0x1ff)
44 #define UDMA_CAP3_RFLOW_CNT(val) ((val) & 0x3fff)
45 #define UDMA_CAP3_HCHAN_CNT(val) (((val) >> 1
[all...]
/linux-master/drivers/gpu/drm/gma500/
H A Doaktrail_lvds_i2c.c64 #define LPC_WRITE_REG(chan, r, val) outl((val), (chan)->reg + (r))
69 u32 val; local
71 val = LPC_READ_REG(chan, RGIO);
72 val |= GPIO_CLOCK;
73 LPC_WRITE_REG(chan, RGIO, val);
75 val = (LPC_READ_REG(chan, RGLVL) & GPIO_CLOCK) ? 1 : 0;
77 return val;
83 u32 val; local
85 val
97 u32 val; local
116 u32 val; local
[all...]
/linux-master/drivers/scsi/qedf/
H A Ddrv_scsi_fw_funcs.c23 u32 val; local
25 val = cpu_to_le32(sgl_task_params->sgl_phys_addr.lo);
26 ctx_sgl_params->sgl_addr.lo = val;
27 val = cpu_to_le32(sgl_task_params->sgl_phys_addr.hi);
28 ctx_sgl_params->sgl_addr.hi = val;
29 val = cpu_to_le32(sgl_task_params->total_buffer_size);
30 ctx_sgl_params->sgl_total_length = val;
34 val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_addr.lo);
35 ctx_data_desc->sge[sge_index].sge_addr.lo = val;
36 val
[all...]
/linux-master/include/asm-generic/
H A Dspinlock.h35 u32 val = atomic_fetch_add(1<<16, lock); local
36 u16 ticket = val >> 16;
38 if (ticket == (u16)val)
66 u32 val = atomic_read(lock); local
68 smp_store_release(ptr, (u16)val + 1);
73 u32 val = lock.counter; local
75 return ((val >> 16) == (val & 0xffff));
80 arch_spinlock_t val = READ_ONCE(*lock); local
82 return !arch_spin_value_unlocked(val);
87 u32 val = atomic_read(lock); local
[all...]
H A Dqspinlock.h57 return atomic_read(&lock->val);
73 return !lock.val.counter;
83 return atomic_read(&lock->val) & ~_Q_LOCKED_MASK;
92 int val = atomic_read(&lock->val); local
94 if (unlikely(val))
97 return likely(atomic_try_cmpxchg_acquire(&lock->val, &val, _Q_LOCKED_VAL));
100 extern void queued_spin_lock_slowpath(struct qspinlock *lock, u32 val);
109 int val local
[all...]
/linux-master/lib/
H A Dwin_minmax.c30 const struct minmax_sample *val)
32 u32 dt = val->t - m->s[0].t;
36 * Passed entire window without a new val so make 2nd
37 * choice the new val & 3rd choice the new 2nd choice.
44 m->s[2] = *val;
45 if (unlikely(val->t - m->s[0].t > win)) {
48 m->s[2] = *val;
52 * We've passed a quarter of the window without a new val
55 m->s[2] = m->s[1] = *val;
58 * We've passed half the window without finding a new val
29 minmax_subwin_update(struct minmax *m, u32 win, const struct minmax_sample *val) argument
69 struct minmax_sample val = { .t = t, .v = meas }; local
87 struct minmax_sample val = { .t = t, .v = meas }; local
[all...]
/linux-master/drivers/net/phy/
H A Dphy-c45.c19 int val; local
22 val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_EXTABLE);
23 if (val < 0)
26 phydev->pma_extable = val;
399 int val; local
404 val = phy_read_mmd(phydev, MDIO_MMD_AN, reg);
406 return val < 0 ? val : val & MDIO_AN_STAT1_COMPLETE ? 1 : 0;
421 int val, deva local
476 int val; local
524 int val; local
574 int val; local
601 int val; local
651 int val; local
685 int val, changed = 0; local
752 int val; local
799 int val; local
844 int val; local
878 int val; local
902 int val; local
962 int val; local
1001 int val; local
1078 int val; local
1342 u16 val = 0; local
[all...]
/linux-master/include/linux/
H A Dts-nbus.h15 extern int ts_nbus_read(struct ts_nbus *ts_nbus, u8 adr, u16 *val);
16 extern int ts_nbus_write(struct ts_nbus *ts_nbus, u8 adr, u16 val);
/linux-master/drivers/net/wireless/mediatek/mt7601u/
H A Dcore.c12 u32 val; local
18 val = mt7601u_rr(dev, MT_MAC_CSR0);
19 if (val && ~val)
28 bool mt76_poll(struct mt7601u_dev *dev, u32 offset, u32 mask, u32 val, argument
39 if (cur == val)
50 bool mt76_poll_msec(struct mt7601u_dev *dev, u32 offset, u32 mask, u32 val, argument
61 if (cur == val)
/linux-master/drivers/net/wireless/ti/wl18xx/
H A Dio.c13 int wl18xx_top_reg_write(struct wl1271 *wl, int addr, u16 val) argument
26 tmp = (tmp & 0xffff0000) | val;
33 tmp = (tmp & 0xffff) | (val << 16);
43 u32 val = 0; local
51 ret = wlcore_read32(wl, addr, &val);
53 *out = val & 0xffff;
55 ret = wlcore_read32(wl, addr - 2, &val);
57 *out = (val & 0xffff0000) >> 16;
/linux-master/arch/mips/pci/
H A Dpci-lantiq.h12 unsigned int devfn, int where, int size, u32 *val);
14 unsigned int devfn, int where, int size, u32 val);
/linux-master/tools/build/feature/
H A Dtest-libcap.c7 cap_flag_value_t val; local
13 if (cap_get_flag(caps, CAP_SYS_ADMIN, CAP_EFFECTIVE, &val) != 0)
/linux-master/arch/csky/abiv1/inc/abi/
H A Dreg_ops.h14 #define cpwcr(reg, val) \
16 asm volatile("cpwcr %0, "reg"\n"::"b"(val)); \

Completed in 421 milliseconds

1234567891011>>