Searched refs:registers (Results 226 - 250 of 278) sorted by relevance

1234567891011>>

/linux-master/drivers/net/ethernet/sfc/siena/
H A Dsiena.c114 tests->registers =
H A Dethtool_common.c324 efx_fill_test(n++, strings, data, &tests->registers,
325 "core", 0, "registers", NULL);
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dcwsr_trap_handler_gfx9.asm401 /* save HW registers */
856 /* restore HW registers */
H A Dcwsr_trap_handler_gfx10.asm520 /* save HW registers */
1156 /* restore HW registers */
/linux-master/drivers/firewire/
H A Dohci.c182 __iomem char *registers; member in struct:fw_ohci
286 // clear, since the read access to the other registers is enough safe; e.g. 'Node ID' register,
579 writel(data, ohci->registers + offset);
584 return readl(ohci->registers + offset);
2087 * config_rom registers. Writing the header quadlet
2337 * most of the registers. In fact, on some cards (ALI M5251),
2338 * accessing registers in the SClk domain without LPS enabled
2433 * the ConfigRomHeader and BusOptions registers on bus reset.
2515 * ConfigRomHeader and BusOptions registers from the specified
2522 * controller will load be32 values in to these registers
[all...]
/linux-master/drivers/net/wireless/ath/ath10k/
H A Dcore.h668 __le32 registers[REG_DUMP_COUNT_QCA988X]; member in struct:ath10k_fw_crash_data
/linux-master/arch/m68k/fpsp040/
H A Dbindec.S110 | The registers are used as follows:
912 | Clean up and restore all registers used.
/linux-master/sound/soc/codecs/
H A Darizona-jack.c25 #include <linux/mfd/arizona/registers.h>
H A Dwm8998.c27 #include <linux/mfd/arizona/registers.h>
H A Dcs47l24.c27 #include <linux/mfd/arizona/registers.h>
H A Dcs47l35.c25 #include <linux/mfd/madera/registers.h>
H A Dcs47l15.c25 #include <linux/mfd/madera/registers.h>
33 /* Mid-mode registers */
/linux-master/drivers/net/wireless/ath/ath5k/
H A Ddebug.c78 /* debugfs: registers */
87 /* just a few random registers, might want to add more */
171 DEFINE_SEQ_ATTRIBUTE(registers); variable
987 debugfs_create_file("registers", 0400, phydir, ah, &registers_fops);
/linux-master/drivers/mfd/
H A Dwm8997-tables.c13 #include <linux/mfd/arizona/registers.h>
H A Dwm8998-tables.c13 #include <linux/mfd/arizona/registers.h>
H A Dcs47l35-tables.c13 #include <linux/mfd/madera/registers.h>
H A Dcs47l24-tables.c13 #include <linux/mfd/arizona/registers.h>
/linux-master/drivers/net/ethernet/sfc/
H A Dethtool_common.c373 efx_fill_test(n++, strings, data, &tests->registers,
374 "core", 0, "registers", NULL);
/linux-master/drivers/net/ethernet/sfc/falcon/
H A Dethtool.c325 ef4_fill_test(n++, strings, data, &tests->registers,
326 "core", 0, "registers", NULL);
/linux-master/drivers/scsi/smartpqi/
H A Dsmartpqi.h60 * controller registers
64 * Some registers (those named sis_*) are only used when in
66 * PQI mode. There are a number of other SIS mode registers,
67 * but we don't use them, so only the SIS registers that we
91 * The PQI spec states that the PQI registers should be at
94 * with the SIS registers. So we map them at offset 4000h.
1301 struct pqi_ctrl_registers __iomem *registers; member in struct:pqi_ctrl_info
/linux-master/drivers/power/supply/
H A Dbq2415x_charger.c42 /* reset state for all registers */
509 /* reset all chip registers to default state */
1444 static DEVICE_ATTR(registers, S_IWUSR | S_IRUGO,
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu.h1412 const u32 *registers,
H A Damdgpu_device.c1353 * amdgpu_device_program_register_sequence - program an array of registers.
1356 * @registers: pointer to the register array
1359 * Programs an array or registers with and or masks.
1360 * This is a helper for setting golden registers.
1363 const u32 *registers,
1373 reg = registers[i + 0];
1374 and_mask = registers[i + 1];
1375 or_mask = registers[i + 2];
4455 /* Unmap all mapped bars - Doorbell, registers and VRAM */
6234 * amdgpu_pci_mmio_enabled - Enable MMIO and dump debug registers
1362 amdgpu_device_program_register_sequence(struct amdgpu_device *adev, const u32 *registers, const u32 array_size) argument
[all...]
/linux-master/arch/x86/crypto/
H A Daesni-intel_asm.S170 # states of %xmm registers %xmm6:%xmm15 not saved
171 # all %xmm registers are clobbered
186 # clobbers r12, and tmp xmm registers.
773 * %r10, %r11, %r12, %rax, %xmm5, %xmm6, %xmm7, %xmm8, %xmm9 registers
2523 * setup registers used by _aesni_inc
/linux-master/arch/m68k/ifpsp060/src/
H A Dpfpsp.S2405 # (3) The "fmovm.l" instruction w/ 2 or 3 control registers. #
2973 # the instruction is a fmovm.l with 2 or 3 registers.
4231 # string of FP registers affected. This value is used as an index into #
4576 # easily changed if they were inputs passed in registers.
5249 # fmovm_ctrl(): emulate fmovm.l of control registers instr #
5266 # in order to see how many control registers to fetch from memory. #
6333 # only. All registers except d0 are kept intact. d0 becomes an
6356 movm.l &0x3000, -(%sp) # make some temp registers {d2/d3}
6414 movm.l (%sp)+, &0xc # restore scratch registers {d2/d3}
13549 # The registers ar
[all...]

Completed in 895 milliseconds

1234567891011>>