Searched refs:clr (Results 51 - 75 of 230) sorted by relevance

12345678910

/linux-master/drivers/media/platform/nxp/imx-jpeg/
H A Dmxc-jpeg-hw.h85 #define STM_CTRL_BITBUF_PTR_CLR(clr) ((clr) << 7)
/linux-master/arch/powerpc/include/asm/book3s/64/
H A Dhash.h166 pte_t *ptep, unsigned long clr,
182 : "r" (ptep), "r" (cpu_to_be64(clr)), "m" (*ptep),
164 hash__pte_update(struct mm_struct *mm, unsigned long addr, pte_t *ptep, unsigned long clr, unsigned long set, int huge) argument
H A Dhash-4k.h147 unsigned long clr, unsigned long set);
/linux-master/tools/testing/selftests/kvm/x86_64/
H A Dvmx_preemption_timer_test.c92 if (!(ctrl_pin_rev.clr & PIN_BASED_VMX_PREEMPTION_TIMER) ||
93 !(ctrl_exit_rev.clr & VM_EXIT_SAVE_VMX_PREEMPTION_TIMER))
/linux-master/arch/sparc/include/asm/
H A Dttable.h18 clr %o0; clr %o1; clr %o2; clr %o3; \
19 clr %o4; clr %o5; clr %o6; clr %o7; \
20 clr %l0; clr
[all...]
/linux-master/arch/sparc/kernel/
H A Dhelpers.S8 clr %g2
/linux-master/arch/sparc/lib/
H A DNGbzero.S34 clr %o2
124 clr %o3
127 clr %o2
H A DGENbzero.S35 clr %o2
122 clr %o3
125 clr %o2
H A DVISsave.S43 clr %g1
H A Dclear_page.S34 clr %o4
/linux-master/drivers/media/platform/xilinx/
H A Dxilinx-vip.h144 static inline void xvip_clr(struct xvip_device *xvip, u32 addr, u32 clr) argument
146 xvip_write(xvip, addr, xvip_read(xvip, addr) & ~clr);
155 void xvip_clr_and_set(struct xvip_device *xvip, u32 addr, u32 clr, u32 set);
/linux-master/arch/powerpc/include/asm/nohash/
H A Dpgtable.h7 unsigned long clr, unsigned long set, int huge);
51 unsigned long clr, unsigned long set, int huge)
54 pte_basic_t new = (old & ~(pte_basic_t)clr) | set;
50 pte_update(struct mm_struct *mm, unsigned long addr, pte_t *p, unsigned long clr, unsigned long set, int huge) argument
/linux-master/drivers/scsi/aic7xxx/
H A Daic79xx.seq155 clr SCB_SCSI_STATUS;
287 clr INT_COALESCING_CMDCOUNT;
295 clr A;
313 clr SCB_FIFO_USE_COUNT;
524 clr SEQINTCTL ret;
729 clr SEQINTCTL;
1084 clr SCBPTR[1]; \
1128 clr SCBPTR[1];
1152 clr SEQ_FLAGS; /* make note of IDENTIFY */
1225 clr
[all...]
H A Daic7xxx.seq79 clr SCSIBUSL;
531 clr SCSIBUSL;
533 clr SCSISIGO;
629 clr CCSCBCTL;
679 clr SCSIBUSL; /* Prevent bit leakage durint SELTO */
694 clr DFCNTRL;
705 clr SCSIRATE;
715 clr A; /* add sizeof(struct scatter) */
726 clr CCSGCTL;
1089 clr HADD
[all...]
/linux-master/drivers/ufs/core/
H A Dufshcd-priv.h311 const u16 *other_mask, u16 set, u16 clr);
314 u16 set, u16 clr)
317 &hba->ee_usr_mask, set, clr);
321 u16 set, u16 clr)
324 &hba->ee_drv_mask, set, clr);
313 ufshcd_update_ee_drv_mask(struct ufs_hba *hba, u16 set, u16 clr) argument
320 ufshcd_update_ee_usr_mask(struct ufs_hba *hba, u16 set, u16 clr) argument
/linux-master/drivers/gpu/drm/xe/
H A Dxe_gsc_proxy.c78 static void __gsc_proxy_irq_rmw(struct xe_gsc *gsc, u32 clr, u32 set) argument
83 clr |= HECI_H_CSR_RST;
85 xe_mmio_rmw32(gt, HECI_H_CSR(MTL_GSC_HECI2_BASE), clr, set);
97 u32 clr = enabled ? 0 : HECI_H_CSR_IE; local
99 __gsc_proxy_irq_rmw(gsc, clr, set);
/linux-master/include/linux/
H A Dirq.h758 void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set);
765 static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr) argument
767 irq_modify_status(irq, clr, 0);
1140 enum irq_gc_flags flags, unsigned int clr,
1144 unsigned int clr, unsigned int set);
1152 unsigned int clr, unsigned int set);
1159 unsigned int clr, unsigned int set,
1163 handler, clr, set, flags) \
1167 handler, clr, set, flags); \
1176 u32 msk, unsigned int clr,
1175 irq_destroy_generic_chip(struct irq_chip_generic *gc, u32 msk, unsigned int clr, unsigned int set) argument
[all...]
/linux-master/drivers/gpu/drm/nouveau/dispnv50/
H A Dcrc.c251 if (!asyh->clr.crc)
308 if (!asyh->clr.crc)
360 asyh->clr.crc = false;
365 asyh->clr.crc = armh->crc.src && armh->state.active;
371 if (asyh->clr.crc && asyh->set.crc)
375 asyh->clr.crc = false;
408 if (!asyh->clr.crc)
H A Ddisp.h95 } set, clr; member in struct:nv50_outp_atom
/linux-master/drivers/net/wireless/ath/ath9k/
H A Dhtc_drv_init.c384 u32 reg_offset, u32 set, u32 clr)
399 priv->wmi->multi_rmw[priv->wmi->multi_rmw_idx].clr =
400 cpu_to_be32(clr);
467 u32 reg_offset, u32 set, u32 clr)
477 buf.clr = cpu_to_be32(clr);
489 static u32 ath9k_reg_rmw(void *hw_priv, u32 reg_offset, u32 set, u32 clr) argument
499 val &= ~clr;
507 ath9k_reg_rmw_buffer(hw_priv, reg_offset, set, clr);
509 ath9k_reg_rmw_single(hw_priv, reg_offset, set, clr);
383 ath9k_reg_rmw_buffer(void *hw_priv, u32 reg_offset, u32 set, u32 clr) argument
466 ath9k_reg_rmw_single(void *hw_priv, u32 reg_offset, u32 set, u32 clr) argument
[all...]
H A Deeprom_4k.c1010 u32 pwrctrl, mask, clr; local
1014 clr = mask * 0x1f;
1016 REG_RMW(ah, AR_PHY_TX_PWRCTRL8, pwrctrl, clr);
1017 REG_RMW(ah, AR_PHY_TX_PWRCTRL10, pwrctrl, clr);
1018 REG_RMW(ah, AR_PHY_CH0_TX_PWRCTRL12, pwrctrl, clr);
1022 clr = mask * 0x1f;
1023 REG_RMW(ah, AR_PHY_TX_PWRCTRL9, pwrctrl, clr);
1027 clr = mask * 0x1f;
1028 REG_RMW(ah, AR_PHY_CH0_TX_PWRCTRL11, pwrctrl, clr);
1029 REG_RMW(ah, AR_PHY_CH0_TX_PWRCTRL13, pwrctrl, clr);
[all...]
/linux-master/arch/m68k/ifpsp060/src/
H A Dftest.S98 clr.l TESTCTR(%a6)
108 clr.l TESTCTR(%a6)
118 clr.l TESTCTR(%a6)
126 clr.l TESTCTR(%a6)
150 clr.l TESTCTR(%a6)
176 clr.l TESTCTR(%a6)
184 clr.l TESTCTR(%a6)
192 clr.l TESTCTR(%a6)
200 clr.l TESTCTR(%a6)
208 clr
[all...]
/linux-master/kernel/irq/
H A Dgeneric-chip.c182 * irq_gc_set_wake - Set/clr wake bit for an interrupt
285 * @clr: IRQ_* bits to clear in the mapping function
292 unsigned int clr, unsigned int set,
322 dgc->irq_flags_to_clear = clr;
470 * @clr: IRQ_* bits to clear
478 enum irq_gc_flags flags, unsigned int clr,
509 irq_modify_status(i, clr, set);
543 * @clr: IRQ_* bits to clear
549 unsigned int clr, unsigned int set)
578 irq_modify_status(virq, clr, se
289 __irq_alloc_domain_generic_chips(struct irq_domain *d, int irqs_per_chip, int num_ct, const char *name, irq_flow_handler_t handler, unsigned int clr, unsigned int set, enum irq_gc_flags gcflags) argument
477 irq_setup_generic_chip(struct irq_chip_generic *gc, u32 msk, enum irq_gc_flags flags, unsigned int clr, unsigned int set) argument
548 irq_remove_generic_chip(struct irq_chip_generic *gc, u32 msk, unsigned int clr, unsigned int set) argument
[all...]
/linux-master/arch/powerpc/mm/book3s64/
H A Dhash_pgtable.c191 pmd_t *pmdp, unsigned long clr,
211 : "r" (pmdp), "r" (cpu_to_be64(clr)), "m" (*pmdp),
217 trace_hugepage_update_pmd(addr, old, clr, set);
190 hash__pmd_hugepage_update(struct mm_struct *mm, unsigned long addr, pmd_t *pmdp, unsigned long clr, unsigned long set) argument
/linux-master/arch/m68k/fpsp040/
H A Dscale.S50 fmovel #0,%fpcr |clr user enabled exc
56 andiw #0x7fff,%d0 |clr sign bit
89 fmovel #0,%FPSR |clr status from above
221 beqs no_dir |if clr, neg op, no inc
272 beqs no_dir2 |if clr, neg op, no inc

Completed in 200 milliseconds

12345678910