Searched refs:RESET (Results 51 - 59 of 59) sorted by relevance
123
| /linux-master/drivers/net/ethernet/oki-semi/pch_gbe/ |
| H A D | pch_gbe_main.c | 339 iowrite32(PCH_GBE_ALL_RST, &hw->reg->RESET);
341 pch_gbe_wait_clr_bit(&hw->reg->RESET, PCH_GBE_ALL_RST);
|
| /linux-master/drivers/gpu/drm/radeon/ |
| H A D | nid.h | 571 #define RESET (1 << 30) macro
|
| H A D | evergreend.h | 109 #define RESET (1 << 30) macro
|
| /linux-master/drivers/net/wireless/ath/ath9k/ |
| H A D | recv.c | 498 ath_dbg(ath9k_hw_common(sc->sc_ah), RESET,
|
| H A D | xmit.c | 1960 ath_dbg(common, RESET,
|
| /linux-master/drivers/media/usb/em28xx/ |
| H A D | em28xx-dvb.c | 773 static u8 reset[] = { RESET, 0x80 };
|
| /linux-master/drivers/net/ethernet/sis/ |
| H A D | sis900.c | 2467 sw32(cr, RxRESET | TxRESET | RESET | sr32(cr));
|
| /linux-master/drivers/gpu/drm/i915/display/ |
| H A D | intel_sdvo.c | 286 SDVO_CMD_NAME_ENTRY(RESET),
|
| /linux-master/drivers/net/ethernet/chelsio/cxgb4/ |
| H A D | t4_hw.c | 3197 * Firmware/Chip haven't yet gone through a RESET sequence. So it's best
3233 * and the Firmware/Chip haven't yet gone through a RESET sequence. So
3750 * a result, a RESET of the adapter would cause that RAM to lose its
3810 * firmware will RESET the affected PHYs as part of this operation
7004 INIT_CMD(c, RESET, WRITE);
7010 * t4_fw_halt - issue a reset/halt to FW and put uP into RESET
7012 * @mbox: mailbox to use for the FW RESET command (if desired)
7013 * @force: force uP into RESET even if FW RESET command fails
7015 * Issues a RESET comman
[all...] |
Completed in 405 milliseconds
123