Searched refs:val (Results 226 - 250 of 11023) sorted by relevance

1234567891011>>

/linux-master/arch/mips/loongson2ef/lemote-2f/
H A Dreset.c53 u32 hi, lo, val; local
61 val = inl(gpio_base + GPIOL_OUT_EN);
62 val &= ~(1 << (16 + 13));
63 val |= (1 << 13);
64 outl(val, gpio_base + GPIOL_OUT_EN);
67 val = inl(gpio_base + GPIOL_OUT_VAL) & ~(1 << (13));
68 val |= (1 << (16 + 13));
69 outl(val, gpio_base + GPIOL_OUT_VAL);
95 u8 val; local
101 val
[all...]
/linux-master/drivers/iio/imu/inv_mpu6050/
H A Dinv_mpu_magn.h26 int *val, int *val2)
28 *val = 0;
37 int inv_mpu_magn_read(struct inv_mpu6050_state *st, int axis, int *val);
24 inv_mpu_magn_get_scale(const struct inv_mpu6050_state *st, const struct iio_chan_spec *chan, int *val, int *val2) argument
/linux-master/tools/perf/bench/
H A Dfutex.h34 * @val: typically expected value of uaddr, but varies by op
49 futex_syscall(volatile u_int32_t *uaddr, int op, u_int32_t val, struct timespec *timeout, argument
52 return syscall(SYS_futex, uaddr, op | opflags, val, timeout, uaddr2, val3);
56 futex_syscall_nr_requeue(volatile u_int32_t *uaddr, int op, u_int32_t val, int nr_requeue, argument
59 return syscall(SYS_futex, uaddr, op | opflags, val, nr_requeue, uaddr2, val3);
67 futex_wait(u_int32_t *uaddr, u_int32_t val, struct timespec *timeout, int opflags) argument
69 return futex_syscall(uaddr, FUTEX_WAIT, val, timeout, NULL, 0, opflags);
106 futex_cmp_requeue(u_int32_t *uaddr, u_int32_t val, u_int32_t *uaddr2, int nr_wake, argument
110 val, opflags);
122 futex_wait_requeue_pi(u_int32_t *uaddr, u_int32_t val, u_int32_ argument
139 futex_cmp_requeue_pi(u_int32_t *uaddr, u_int32_t val, u_int32_t *uaddr2, int nr_requeue, int opflags) argument
[all...]
/linux-master/net/ipv4/
H A Dmetrics.c20 u32 val; local
34 val = tcp_ca_get_key_by_name(net, tmp, &ecn_ca);
35 if (val == TCP_CA_UNSPEC) {
45 val = nla_get_u32(nla);
47 if (type == RTAX_ADVMSS && val > 65535 - 40)
48 val = 65535 - 40;
49 if (type == RTAX_MTU && val > 65535 - 15)
50 val = 65535 - 15;
51 if (type == RTAX_HOPLIMIT && val > 255)
52 val
[all...]
/linux-master/arch/mips/boot/compressed/
H A Ddbg.c28 void puthex(unsigned long long val) argument
34 buf[i] = "0123456789ABCDEF"[val & 0x0F];
35 val >>= 4;
/linux-master/arch/s390/include/asm/
H A Dpreempt.h47 static __always_inline void __preempt_count_add(int val) argument
54 if (__builtin_constant_p(val) && (val >= -128) && (val <= 127)) {
55 __atomic_add_const(val, &S390_lowcore.preempt_count);
59 __atomic_add(val, &S390_lowcore.preempt_count);
62 static __always_inline void __preempt_count_sub(int val) argument
64 __preempt_count_add(-val);
105 static __always_inline void __preempt_count_add(int val) argument
107 S390_lowcore.preempt_count += val;
110 __preempt_count_sub(int val) argument
[all...]
/linux-master/arch/x86/kernel/
H A Dquirks.c75 u32 val; local
83 val = readl(rcba_base + 0x3404);
84 if (!(val & 0x80)) {
86 writel(val | 0x80, rcba_base + 0x3404);
89 val = readl(rcba_base + 0x3404);
90 if (!(val & 0x80))
98 u32 val; local
122 val = readl(rcba_base + 0x3404);
124 if (val & 0x80) {
126 val
188 u32 val; local
210 u32 val; local
285 u32 val; local
302 u32 val; local
380 u32 d, val; local
433 u32 val; local
542 u32 val; local
606 u32 val; local
[all...]
/linux-master/drivers/pci/controller/dwc/
H A Dpcie-artpec6.c86 u32 val; local
88 regmap_read(artpec6_pcie->regmap, offset, &val);
89 return val;
92 static void artpec6_pcie_writel(struct artpec6_pcie *artpec6_pcie, u32 offset, u32 val) argument
94 regmap_write(artpec6_pcie->regmap, offset, val);
117 u32 val; local
119 val = artpec6_pcie_readl(artpec6_pcie, PCIECFG);
120 val |= PCIECFG_LTSSM_ENABLE;
121 artpec6_pcie_writel(artpec6_pcie, PCIECFG, val);
129 u32 val; local
146 u32 val; local
173 u32 val; local
213 u32 val; local
244 u32 val; local
287 u32 val; local
303 u32 val; local
386 u32 val; local
[all...]
/linux-master/drivers/clk/meson/
H A Dvid-pll-div.h14 struct parm val; member in struct:meson_vid_pll_div_data
/linux-master/arch/mips/boot/tools/
H A Drelocs_64.c25 #define ELF_R_SYM(val) (((Elf64_Mips_Rela *)(&val))->fields.r_sym)
26 #define ELF_R_TYPE(val) (((Elf64_Mips_Rela *)(&val))->fields.r_type)
/linux-master/arch/mips/jazz/
H A Dreset.c13 static void jazz_write_output(unsigned char val) argument
20 jazz_kh->data = val;
23 static void jazz_write_command(unsigned char val) argument
30 jazz_kh->command = val;
/linux-master/arch/arm/include/asm/
H A Dkrait-l2-accessors.h6 extern void krait_set_l2_indirect_reg(u32 addr, u32 val);
/linux-master/arch/mips/pci/
H A Dops-sni.c41 int size, u32 * val)
50 *val = inb(PCIMT_CONFIG_DATA + (reg & 3));
53 *val = inw(PCIMT_CONFIG_DATA + (reg & 2));
56 *val = inl(PCIMT_CONFIG_DATA);
64 int size, u32 val)
73 outb(val, PCIMT_CONFIG_DATA + (reg & 3));
76 outw(val, PCIMT_CONFIG_DATA + (reg & 2));
79 outl(val, PCIMT_CONFIG_DATA);
101 int size, u32 * val)
125 *val
40 pcimt_read(struct pci_bus *bus, unsigned int devfn, int reg, int size, u32 * val) argument
63 pcimt_write(struct pci_bus *bus, unsigned int devfn, int reg, int size, u32 val) argument
100 pcit_read(struct pci_bus *bus, unsigned int devfn, int reg, int size, u32 * val) argument
137 pcit_write(struct pci_bus *bus, unsigned int devfn, int reg, int size, u32 val) argument
[all...]
/linux-master/include/linux/
H A Dssbi.h16 ssbi_reg_read(void *context, unsigned int reg, unsigned int *val) argument
23 *val = v;
29 ssbi_reg_write(void *context, unsigned int reg, unsigned int val) argument
31 u8 v = val;
/linux-master/drivers/input/serio/
H A Di8042-jazzio.h37 static inline void i8042_write_data(int val) argument
39 jazz_kh->data = val;
42 static inline void i8042_write_command(int val) argument
44 jazz_kh->command = val;
/linux-master/drivers/clk/ingenic/
H A Dpm.c20 u32 val = readl(ingenic_cgu_base + CGU_REG_LCR); local
22 writel(val | LCR_LOW_POWER_MODE, ingenic_cgu_base + CGU_REG_LCR);
29 u32 val = readl(ingenic_cgu_base + CGU_REG_LCR); local
31 writel(val & ~LCR_LOW_POWER_MODE, ingenic_cgu_base + CGU_REG_LCR);
/linux-master/drivers/gpu/drm/rockchip/
H A Drockchip_lvds.h112 #define PX30_LVDS_TIE_CLKS(val) HIWORD_UPDATE(val, 8, 8)
113 #define PX30_LVDS_INVERT_CLKS(val) HIWORD_UPDATE(val, 9, 9)
114 #define PX30_LVDS_INVERT_DCLK(val) HIWORD_UPDATE(val, 5, 5)
117 #define PX30_LVDS_FORMAT(val) HIWORD_UPDATE(val, 14, 13)
118 #define PX30_LVDS_MODE_EN(val) HIWORD_UPDATE(val, 1
[all...]
/linux-master/include/soc/qcom/
H A Dkryo-l2-accessors.h9 void kryo_l2_set_indirect_reg(u64 reg, u64 val);
/linux-master/include/linux/soc/marvell/octeontx2/
H A Dasm.h31 #define cn10k_lmt_flush(val, addr) \
35 : [rf] "+r"(val) \
53 #define cn10k_lmt_flush(val, addr) ({ addr = val; })
/linux-master/drivers/phy/broadcom/
H A Dphy-bcm-ns2-usbdrd.c81 u32 val; local
84 val, (val & reg_mask), 1,
92 u32 val; local
94 val = readl(driver->icfgdrd_regs + ICFG_FSM_CTRL);
97 val &= ~DRD_DEVICE_MODE;
98 val |= DRD_HOST_MODE;
100 val &= ~DRD_HOST_MODE;
101 val |= DRD_DEVICE_MODE;
103 writel(val, drive
112 u32 val; local
136 u32 val; local
188 u32 val; local
287 u32 val; local
[all...]
/linux-master/include/trace/events/
H A Drwmmio.h15 TP_PROTO(unsigned long caller, unsigned long caller0, u64 val, u8 width,
18 TP_ARGS(caller, caller0, val, width, addr),
24 __field(u64, val)
31 __entry->val = val;
36 TP_printk("%pS -> %pS width=%d val=%#llx addr=%#lx",
38 __entry->val, __entry->addr)
42 TP_PROTO(unsigned long caller, unsigned long caller0, u64 val, u8 width,
44 TP_ARGS(caller, caller0, val, width, addr)
48 TP_PROTO(unsigned long caller, unsigned long caller0, u64 val, u
[all...]
/linux-master/arch/arm/mach-imx/
H A Dcpu-imx27.c27 u32 val; local
38 val = imx_readl(ccm_base + SYSCTRL_OFFSET + SYS_CHIP_ID);
40 mx27_cpu_partnumber = (int)((val >> 12) & 0xFFFF);
42 switch (val >> 28) {
/linux-master/tools/testing/selftests/bpf/progs/
H A Dtest_global_func6.c17 int f2(int val, struct __sk_buff *skb) argument
19 return f1(skb) + f3(val, skb + 1); /* type mismatch */
23 int f3(int val, struct __sk_buff *skb) argument
25 return skb->ifindex * val;
/linux-master/drivers/net/wireless/mediatek/mt76/
H A Dtrace.h22 #define REG_ENTRY __field(u32, reg) __field(u32, val)
23 #define REG_ASSIGN __entry->reg = reg; __entry->val = val
25 #define REG_PR_ARG __entry->reg, __entry->val
33 TP_PROTO(struct mt76_dev *dev, u32 reg, u32 val),
34 TP_ARGS(dev, reg, val),
50 TP_PROTO(struct mt76_dev *dev, u32 reg, u32 val),
51 TP_ARGS(dev, reg, val)
55 TP_PROTO(struct mt76_dev *dev, u32 reg, u32 val),
56 TP_ARGS(dev, reg, val)
[all...]
/linux-master/drivers/usb/dwc3/
H A Ddwc3-octeon.c204 static inline void dwc3_octeon_writeq(void __iomem *base, uint64_t val) argument
206 cvmx_writeq_csr(base, val);
238 static inline void dwc3_octeon_writeq(void __iomem *base, uint64_t val) { } argument
267 u64 val; local
281 val = dwc3_octeon_readq(uctl_ctl_reg);
282 val |= USBDRD_UCTL_CTL_UPHY_RST |
285 dwc3_octeon_writeq(uctl_ctl_reg, val);
288 val = dwc3_octeon_readq(uctl_ctl_reg);
289 val |= USBDRD_UCTL_CTL_H_CLKDIV_RST;
290 dwc3_octeon_writeq(uctl_ctl_reg, val);
390 u64 val; local
405 u64 val; local
[all...]

Completed in 416 milliseconds

1234567891011>>