/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/Disassembler/ |
H A D | RISCVDisassembler.cpp | 42 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.cpp | 4143 MachineInstr &Instr = *RI; local 4146 CmpValue, Instr)) { 4147 Sub = &Instr; 4151 if (Instr.modifiesRegister(X86::EFLAGS, TRI) || 4152 Instr.readsRegister(X86::EFLAGS, TRI)) { 4158 if (!Movr0Inst && Instr.getOpcode() == X86::MOV32r0 && 4159 Instr.registerDefIsDead(X86::EFLAGS, TRI)) { 4160 Movr0Inst = &Instr; 4185 const MachineInstr &Instr = *I; local 4186 bool ModifyEFLAGS = Instr 4281 MachineInstr *Instr = &*InsertI; local [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | DiagnosticInfo.h | 136 const Instruction *Instr = nullptr; member in class:llvm::DiagnosticInfoInlineAsm 155 /// \p Instr gives the original instruction that triggered the diagnostic. 165 const Instruction *getInstruction() const { return Instr; } 692 /// Instr.
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
H A D | DwarfDebug.cpp | 1657 const MachineInstr *Instr = EI->getInstr(); 1668 EI->isClobber() ? getLabelAfterInsn(Instr) : getLabelBeforeInsn(Instr); 1686 LLVM_DEBUG(dbgs() << "DotDebugLoc: " << *Instr << "\n"); 1698 if (!Instr->isUndefDebugValue()) { 1699 auto Value = getDebugLocValue(Instr); 1703 if (Instr->getDebugExpression()->isFragment()) 1707 StartDebugMI = Instr;
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIFixSGPRCopies.cpp | 773 const MachineInstr *Instr = worklist.pop_back_val(); 774 unsigned Reg = Instr->getOperand(0).getReg();
|
H A D | SIInstrInfo.h | 957 bool isNonUniformBranchInstr(MachineInstr &Instr) const;
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | RegAllocGreedy.cpp | 2855 for (const MachineInstr &Instr : MRI->reg_nodbg_instructions(Reg)) { 2856 if (!Instr.isFullCopy()) 2859 Register OtherReg = Instr.getOperand(0).getReg(); 2861 OtherReg = Instr.getOperand(1).getReg(); 2870 Out.push_back(HintInfo(MBFI->getBlockFreq(Instr.getParent()), OtherReg,
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | LoopUtils.cpp | 1086 auto *Instr = dyn_cast<Instruction>(V); local 1087 if (!Instr) 1089 if (OpValue == nullptr || Opcode == Instr->getOpcode())
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
H A D | X86Disassembler.cpp | 1715 MCInst &Instr, uint64_t &Size, ArrayRef<uint8_t> Bytes, uint64_t Address, 1739 bool Ret = translateInstruction(Instr, Insn, this); 1756 Instr.setFlags(Flags); 1714 getInstruction( MCInst &Instr, uint64_t &Size, ArrayRef<uint8_t> Bytes, uint64_t Address, raw_ostream &CStream) const argument
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 3038 const MachineInstr &Instr = *--I; local 3041 if (isRedundantFlagInstr(&CmpInstr, SrcReg, SrcReg2, CmpValue, &Instr, 3051 if (Instr.modifiesRegister(ARM::CPSR, TRI) || 3052 Instr.readsRegister(ARM::CPSR, TRI)) 3093 const MachineInstr &Instr = *I; local 3094 for (unsigned IO = 0, EO = Instr.getNumOperands(); 3096 const MachineOperand &MO = Instr.getOperand(IO); 3110 switch (Instr.getOpcode()) { 3113 CC = (ARMCC::CondCodes)Instr.getOperand(IO - 1).getImm();
|
H A D | ARMFastISel.cpp | 2713 for (unsigned Instr = 0; Instr != NumInstrsEmitted; ++Instr) { 2715 bool isLsl = (0 == Instr) && !isSingleInstr; 2719 bool isKill = 1 == Instr;
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/XCore/Disassembler/ |
H A D | XCoreDisassembler.cpp | 38 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonInstrInfo.cpp | 4346 if (ToBigInstrs) { // To BigCore Instr. 4351 } else // To TinyCore Instr. 4364 for (MachineBasicBlock::instr_iterator Instr = MB.instr_begin(), 4366 Instr != End; ++Instr) 4367 changeDuplexOpcode(Instr, ToBigInstrs);
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstructionCombining.cpp | 2663 Instruction &Instr = *It++; local 2664 if (&Instr == FreeInstrBBTerminator) 2666 Instr.moveBefore(TI);
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86AsmParser.cpp | 3771 for (const char *Instr : PtrSizedInstrs) { 3772 if (Mnemonic == Instr) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 138 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size, 143 DecodeStatus getARMInstruction(MCInst &Instr, uint64_t &Size, 147 DecodeStatus getThumbInstruction(MCInst &Instr, uint64_t &Size,
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 9617 const Instruction *Instr = cast<Instruction>(U.getUser()); local 9620 switch (Instr->getOpcode()) { 9622 if (!isa<ConstantInt>(Instr->getOperand(1))) 9626 gep_type_iterator GTI = gep_type_begin(Instr); 9645 if (Instr->getType() == Ext->getOperand(0)->getType())
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 10633 template <> inline bool IsCPSRDead<MCInst>(const MCInst *Instr) { argument
|